/usr/share/gputils/header/p18f46k22.inc is in gputils-common 1.4.0-0.1.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 | LIST
;==========================================================================
; Build date : Aug 07 2014
; MPASM PIC18F46K22 processor include
;
; (c) Copyright 1999-2014 Microchip Technology, All rights reserved
;==========================================================================
NOLIST
;==========================================================================
; This header file defines configurations, registers, and other useful
; bits of information for the PIC18F46K22 microcontroller. These names
; are taken to match the data sheets as closely as possible.
;
; Note that the processor must be selected before this file is included.
; The processor may be selected the following ways:
;
; 1. Command line switch:
; C:\MPASM MYFILE.ASM /PIC18F46K22
; 2. LIST directive in the source file
; LIST P=PIC18F46K22
; 3. Processor Type entry in the MPASM full-screen interface
; 4. Setting the processor in the MPLAB Project Dialog
;==========================================================================
;==========================================================================
;
; Verify Processor
;
;==========================================================================
IFNDEF __18F46K22
MESSG "Processor-header file mismatch. Verify selected processor."
ENDIF
;==========================================================================
; 18xxxx Family EQUates
;==========================================================================
FSR0 EQU 0
FSR1 EQU 1
FSR2 EQU 2
FAST EQU 1
W EQU 0
A EQU 0
ACCESS EQU 0
BANKED EQU 1
;==========================================================================
;==========================================================================
; 16Cxxx/17Cxxx Substitutions
;==========================================================================
#define DDRA TRISA ; PIC17Cxxx SFR substitution
#define DDRB TRISB ; PIC17Cxxx SFR substitution
#define DDRC TRISC ; PIC17Cxxx SFR substitution
#define DDRD TRISD ; PIC17Cxxx SFR substitution
#define DDRE TRISE ; PIC17Cxxx SFR substitution
;==========================================================================
;
; Register Definitions
;
;==========================================================================
;----- Register Files -----------------------------------------------------
ANSELA EQU H'0F38'
ANSELB EQU H'0F39'
ANSELC EQU H'0F3A'
ANSELD EQU H'0F3B'
ANSELE EQU H'0F3C'
PMD2 EQU H'0F3D'
PMD1 EQU H'0F3E'
PMD0 EQU H'0F3F'
DACCON1 EQU H'0F40'
VREFCON2 EQU H'0F40'
DACCON0 EQU H'0F41'
VREFCON1 EQU H'0F41'
FVRCON EQU H'0F42'
VREFCON0 EQU H'0F42'
CTMUICON EQU H'0F43'
CTMUICONH EQU H'0F43'
CTMUCON1 EQU H'0F44'
CTMUCONL EQU H'0F44'
CTMUCON0 EQU H'0F45'
CTMUCONH EQU H'0F45'
SRCON1 EQU H'0F46'
SRCON0 EQU H'0F47'
CCPTMRS1 EQU H'0F48'
CCPTMRS0 EQU H'0F49'
T6CON EQU H'0F4A'
PR6 EQU H'0F4B'
TMR6 EQU H'0F4C'
T5GCON EQU H'0F4D'
T5CON EQU H'0F4E'
TMR5 EQU H'0F4F'
TMR5L EQU H'0F4F'
TMR5H EQU H'0F50'
T4CON EQU H'0F51'
PR4 EQU H'0F52'
TMR4 EQU H'0F53'
CCP5CON EQU H'0F54'
CCPR5 EQU H'0F55'
CCPR5L EQU H'0F55'
CCPR5H EQU H'0F56'
CCP4CON EQU H'0F57'
CCPR4 EQU H'0F58'
CCPR4L EQU H'0F58'
CCPR4H EQU H'0F59'
PSTR3CON EQU H'0F5A'
CCP3AS EQU H'0F5B'
ECCP3AS EQU H'0F5B'
PWM3CON EQU H'0F5C'
CCP3CON EQU H'0F5D'
CCPR3 EQU H'0F5E'
CCPR3L EQU H'0F5E'
CCPR3H EQU H'0F5F'
SLRCON EQU H'0F60'
WPUB EQU H'0F61'
IOCB EQU H'0F62'
PSTR2CON EQU H'0F63'
CCP2AS EQU H'0F64'
ECCP2AS EQU H'0F64'
PWM2CON EQU H'0F65'
CCP2CON EQU H'0F66'
CCPR2 EQU H'0F67'
CCPR2L EQU H'0F67'
CCPR2H EQU H'0F68'
SSP2CON3 EQU H'0F69'
SSP2MSK EQU H'0F6A'
SSP2CON2 EQU H'0F6B'
SSP2CON1 EQU H'0F6C'
SSP2STAT EQU H'0F6D'
SSP2ADD EQU H'0F6E'
SSP2BUF EQU H'0F6F'
BAUD2CON EQU H'0F70'
BAUDCON2 EQU H'0F70'
RC2STA EQU H'0F71'
RCSTA2 EQU H'0F71'
TX2STA EQU H'0F72'
TXSTA2 EQU H'0F72'
TX2REG EQU H'0F73'
TXREG2 EQU H'0F73'
RC2REG EQU H'0F74'
RCREG2 EQU H'0F74'
SP2BRG EQU H'0F75'
SPBRG2 EQU H'0F75'
SP2BRGH EQU H'0F76'
SPBRGH2 EQU H'0F76'
CM12CON EQU H'0F77'
CM2CON1 EQU H'0F77'
CM2CON EQU H'0F78'
CM2CON0 EQU H'0F78'
CM1CON EQU H'0F79'
CM1CON0 EQU H'0F79'
PIE4 EQU H'0F7A'
PIR4 EQU H'0F7B'
IPR4 EQU H'0F7C'
PIE5 EQU H'0F7D'
PIR5 EQU H'0F7E'
IPR5 EQU H'0F7F'
PORTA EQU H'0F80'
PORTB EQU H'0F81'
PORTC EQU H'0F82'
PORTD EQU H'0F83'
PORTE EQU H'0F84'
LATA EQU H'0F89'
LATB EQU H'0F8A'
LATC EQU H'0F8B'
LATD EQU H'0F8C'
LATE EQU H'0F8D'
DDRA EQU H'0F92'
TRISA EQU H'0F92'
DDRB EQU H'0F93'
TRISB EQU H'0F93'
DDRC EQU H'0F94'
TRISC EQU H'0F94'
DDRD EQU H'0F95'
TRISD EQU H'0F95'
DDRE EQU H'0F96'
TRISE EQU H'0F96'
OSCTUNE EQU H'0F9B'
HLVDCON EQU H'0F9C'
LVDCON EQU H'0F9C'
PIE1 EQU H'0F9D'
PIR1 EQU H'0F9E'
IPR1 EQU H'0F9F'
PIE2 EQU H'0FA0'
PIR2 EQU H'0FA1'
IPR2 EQU H'0FA2'
PIE3 EQU H'0FA3'
PIR3 EQU H'0FA4'
IPR3 EQU H'0FA5'
EECON1 EQU H'0FA6'
EECON2 EQU H'0FA7'
EEDATA EQU H'0FA8'
EEADR EQU H'0FA9'
EEADRH EQU H'0FAA'
RC1STA EQU H'0FAB'
RCSTA EQU H'0FAB'
RCSTA1 EQU H'0FAB'
TX1STA EQU H'0FAC'
TXSTA EQU H'0FAC'
TXSTA1 EQU H'0FAC'
TX1REG EQU H'0FAD'
TXREG EQU H'0FAD'
TXREG1 EQU H'0FAD'
RC1REG EQU H'0FAE'
RCREG EQU H'0FAE'
RCREG1 EQU H'0FAE'
SP1BRG EQU H'0FAF'
SPBRG EQU H'0FAF'
SPBRG1 EQU H'0FAF'
SP1BRGH EQU H'0FB0'
SPBRGH EQU H'0FB0'
SPBRGH1 EQU H'0FB0'
T3CON EQU H'0FB1'
TMR3 EQU H'0FB2'
TMR3L EQU H'0FB2'
TMR3H EQU H'0FB3'
T3GCON EQU H'0FB4'
ECCP1AS EQU H'0FB6'
ECCPAS EQU H'0FB6'
PWM1CON EQU H'0FB7'
PWMCON EQU H'0FB7'
BAUD1CON EQU H'0FB8'
BAUDCON EQU H'0FB8'
BAUDCON1 EQU H'0FB8'
BAUDCTL EQU H'0FB8'
PSTR1CON EQU H'0FB9'
PSTRCON EQU H'0FB9'
T2CON EQU H'0FBA'
PR2 EQU H'0FBB'
TMR2 EQU H'0FBC'
CCP1CON EQU H'0FBD'
CCPR1 EQU H'0FBE'
CCPR1L EQU H'0FBE'
CCPR1H EQU H'0FBF'
ADCON2 EQU H'0FC0'
ADCON1 EQU H'0FC1'
ADCON0 EQU H'0FC2'
ADRES EQU H'0FC3'
ADRESL EQU H'0FC3'
ADRESH EQU H'0FC4'
SSP1CON2 EQU H'0FC5'
SSPCON2 EQU H'0FC5'
SSP1CON1 EQU H'0FC6'
SSPCON1 EQU H'0FC6'
SSP1STAT EQU H'0FC7'
SSPSTAT EQU H'0FC7'
SSP1ADD EQU H'0FC8'
SSPADD EQU H'0FC8'
SSP1BUF EQU H'0FC9'
SSPBUF EQU H'0FC9'
SSP1MSK EQU H'0FCA'
SSPMSK EQU H'0FCA'
SSP1CON3 EQU H'0FCB'
SSPCON3 EQU H'0FCB'
T1GCON EQU H'0FCC'
T1CON EQU H'0FCD'
TMR1 EQU H'0FCE'
TMR1L EQU H'0FCE'
TMR1H EQU H'0FCF'
RCON EQU H'0FD0'
WDTCON EQU H'0FD1'
OSCCON2 EQU H'0FD2'
OSCCON EQU H'0FD3'
T0CON EQU H'0FD5'
TMR0 EQU H'0FD6'
TMR0L EQU H'0FD6'
TMR0H EQU H'0FD7'
STATUS EQU H'0FD8'
FSR2L EQU H'0FD9'
FSR2H EQU H'0FDA'
PLUSW2 EQU H'0FDB'
PREINC2 EQU H'0FDC'
POSTDEC2 EQU H'0FDD'
POSTINC2 EQU H'0FDE'
INDF2 EQU H'0FDF'
BSR EQU H'0FE0'
FSR1L EQU H'0FE1'
FSR1H EQU H'0FE2'
PLUSW1 EQU H'0FE3'
PREINC1 EQU H'0FE4'
POSTDEC1 EQU H'0FE5'
POSTINC1 EQU H'0FE6'
INDF1 EQU H'0FE7'
WREG EQU H'0FE8'
FSR0L EQU H'0FE9'
FSR0H EQU H'0FEA'
PLUSW0 EQU H'0FEB'
PREINC0 EQU H'0FEC'
POSTDEC0 EQU H'0FED'
POSTINC0 EQU H'0FEE'
INDF0 EQU H'0FEF'
INTCON3 EQU H'0FF0'
INTCON2 EQU H'0FF1'
INTCON EQU H'0FF2'
PROD EQU H'0FF3'
PRODL EQU H'0FF3'
PRODH EQU H'0FF4'
TABLAT EQU H'0FF5'
TBLPTR EQU H'0FF6'
TBLPTRL EQU H'0FF6'
TBLPTRH EQU H'0FF7'
TBLPTRU EQU H'0FF8'
PC EQU H'0FF9'
PCL EQU H'0FF9'
PCLATH EQU H'0FFA'
PCLATU EQU H'0FFB'
STKPTR EQU H'0FFC'
TOS EQU H'0FFD'
TOSL EQU H'0FFD'
TOSH EQU H'0FFE'
TOSU EQU H'0FFF'
;----- ANSELA Bits -----------------------------------------------------
ANSA0 EQU H'0000'
ANSA1 EQU H'0001'
ANSA2 EQU H'0002'
ANSA3 EQU H'0003'
ANSA5 EQU H'0005'
;----- ANSELB Bits -----------------------------------------------------
ANSB0 EQU H'0000'
ANSB1 EQU H'0001'
ANSB2 EQU H'0002'
ANSB3 EQU H'0003'
ANSB4 EQU H'0004'
ANSB5 EQU H'0005'
;----- ANSELC Bits -----------------------------------------------------
ANSC2 EQU H'0002'
ANSC3 EQU H'0003'
ANSC4 EQU H'0004'
ANSC5 EQU H'0005'
ANSC6 EQU H'0006'
ANSC7 EQU H'0007'
;----- ANSELD Bits -----------------------------------------------------
ANSD0 EQU H'0000'
ANSD1 EQU H'0001'
ANSD2 EQU H'0002'
ANSD3 EQU H'0003'
ANSD4 EQU H'0004'
ANSD5 EQU H'0005'
ANSD6 EQU H'0006'
ANSD7 EQU H'0007'
;----- ANSELE Bits -----------------------------------------------------
ANSE0 EQU H'0000'
ANSE1 EQU H'0001'
ANSE2 EQU H'0002'
;----- PMD2 Bits -----------------------------------------------------
ADCMD EQU H'0000'
CMP1MD EQU H'0001'
CMP2MD EQU H'0002'
CTMUMD EQU H'0003'
;----- PMD1 Bits -----------------------------------------------------
CCP1MD EQU H'0000'
CCP2MD EQU H'0001'
CCP3MD EQU H'0002'
CCP4MD EQU H'0003'
CCP5MD EQU H'0004'
MSSP1MD EQU H'0006'
MSSP2MD EQU H'0007'
;----- PMD0 Bits -----------------------------------------------------
TMR1MD EQU H'0000'
TMR2MD EQU H'0001'
TMR3MD EQU H'0002'
TMR4MD EQU H'0003'
TMR5MD EQU H'0004'
TMR6MD EQU H'0005'
UART1MD EQU H'0006'
UART2MD EQU H'0007'
;----- DACCON1 Bits -----------------------------------------------------
DACR0 EQU H'0000'
DACR1 EQU H'0001'
DACR2 EQU H'0002'
DACR3 EQU H'0003'
DACR4 EQU H'0004'
;----- VREFCON2 Bits -----------------------------------------------------
DACR0 EQU H'0000'
DACR1 EQU H'0001'
DACR2 EQU H'0002'
DACR3 EQU H'0003'
DACR4 EQU H'0004'
;----- DACCON0 Bits -----------------------------------------------------
DACNSS EQU H'0000'
DACOE EQU H'0005'
DACLPS EQU H'0006'
DACEN EQU H'0007'
DACPSS0 EQU H'0002'
DACPSS1 EQU H'0003'
;----- VREFCON1 Bits -----------------------------------------------------
DACNSS EQU H'0000'
DACOE EQU H'0005'
DACLPS EQU H'0006'
DACEN EQU H'0007'
DACPSS0 EQU H'0002'
DACPSS1 EQU H'0003'
;----- FVRCON Bits -----------------------------------------------------
FVRST EQU H'0006'
FVREN EQU H'0007'
FVRS0 EQU H'0004'
FVRS1 EQU H'0005'
;----- VREFCON0 Bits -----------------------------------------------------
FVRST EQU H'0006'
FVREN EQU H'0007'
FVRS0 EQU H'0004'
FVRS1 EQU H'0005'
;----- CTMUICON Bits -----------------------------------------------------
IRNG0 EQU H'0000'
IRNG1 EQU H'0001'
ITRIM0 EQU H'0002'
ITRIM1 EQU H'0003'
ITRIM2 EQU H'0004'
ITRIM3 EQU H'0005'
ITRIM4 EQU H'0006'
ITRIM5 EQU H'0007'
;----- CTMUICONH Bits -----------------------------------------------------
IRNG0 EQU H'0000'
IRNG1 EQU H'0001'
ITRIM0 EQU H'0002'
ITRIM1 EQU H'0003'
ITRIM2 EQU H'0004'
ITRIM3 EQU H'0005'
ITRIM4 EQU H'0006'
ITRIM5 EQU H'0007'
;----- CTMUCON1 Bits -----------------------------------------------------
EDG1STAT EQU H'0000'
EDG2STAT EQU H'0001'
EDG1POL EQU H'0004'
EDG2POL EQU H'0007'
EDG1SEL0 EQU H'0002'
EDG1SEL1 EQU H'0003'
EDG2SEL0 EQU H'0005'
EDG2SEL1 EQU H'0006'
;----- CTMUCONL Bits -----------------------------------------------------
EDG1STAT EQU H'0000'
EDG2STAT EQU H'0001'
EDG1POL EQU H'0004'
EDG2POL EQU H'0007'
EDG1SEL0 EQU H'0002'
EDG1SEL1 EQU H'0003'
EDG2SEL0 EQU H'0005'
EDG2SEL1 EQU H'0006'
;----- CTMUCON0 Bits -----------------------------------------------------
CTTRIG EQU H'0000'
IDISSEN EQU H'0001'
EDGSEQEN EQU H'0002'
EDGEN EQU H'0003'
TGEN EQU H'0004'
CTMUSIDL EQU H'0005'
CTMUEN EQU H'0007'
;----- CTMUCONH Bits -----------------------------------------------------
CTTRIG EQU H'0000'
IDISSEN EQU H'0001'
EDGSEQEN EQU H'0002'
EDGEN EQU H'0003'
TGEN EQU H'0004'
CTMUSIDL EQU H'0005'
CTMUEN EQU H'0007'
;----- SRCON1 Bits -----------------------------------------------------
SRRC1E EQU H'0000'
SRRC2E EQU H'0001'
SRRCKE EQU H'0002'
SRRPE EQU H'0003'
SRSC1E EQU H'0004'
SRSC2E EQU H'0005'
SRSCKE EQU H'0006'
SRSPE EQU H'0007'
;----- SRCON0 Bits -----------------------------------------------------
SRPR EQU H'0000'
SRPS EQU H'0001'
SRNQEN EQU H'0002'
SRQEN EQU H'0003'
SRLEN EQU H'0007'
SRCLK0 EQU H'0004'
SRCLK1 EQU H'0005'
SRCLK2 EQU H'0006'
;----- CCPTMRS1 Bits -----------------------------------------------------
C4TSEL0 EQU H'0000'
C4TSEL1 EQU H'0001'
C5TSEL0 EQU H'0002'
C5TSEL1 EQU H'0003'
;----- CCPTMRS0 Bits -----------------------------------------------------
C1TSEL0 EQU H'0000'
C1TSEL1 EQU H'0001'
C2TSEL0 EQU H'0003'
C2TSEL1 EQU H'0004'
C3TSEL0 EQU H'0006'
C3TSEL1 EQU H'0007'
;----- T6CON Bits -----------------------------------------------------
TMR6ON EQU H'0002'
T6CKPS0 EQU H'0000'
T6CKPS1 EQU H'0001'
T6OUTPS0 EQU H'0003'
T6OUTPS1 EQU H'0004'
T6OUTPS2 EQU H'0005'
T6OUTPS3 EQU H'0006'
;----- T5GCON Bits -----------------------------------------------------
T5GVAL EQU H'0002'
T5GGO_NOT_DONE EQU H'0003'
T5GSPM EQU H'0004'
T5GTM EQU H'0005'
T5GPOL EQU H'0006'
TMR5GE EQU H'0007'
T5GSS0 EQU H'0000'
T5GSS1 EQU H'0001'
T5GGO EQU H'0003'
T5G_DONE EQU H'0003'
;----- T5CON Bits -----------------------------------------------------
TMR5ON EQU H'0000'
T5RD16 EQU H'0001'
NOT_T5SYNC EQU H'0002'
T5SOSCEN EQU H'0003'
T5SYNC EQU H'0002'
T5CKPS0 EQU H'0004'
T5CKPS1 EQU H'0005'
TMR5CS0 EQU H'0006'
TMR5CS1 EQU H'0007'
;----- T4CON Bits -----------------------------------------------------
TMR4ON EQU H'0002'
T4CKPS0 EQU H'0000'
T4CKPS1 EQU H'0001'
T4OUTPS0 EQU H'0003'
T4OUTPS1 EQU H'0004'
T4OUTPS2 EQU H'0005'
T4OUTPS3 EQU H'0006'
;----- CCP5CON Bits -----------------------------------------------------
CCP5M0 EQU H'0000'
CCP5M1 EQU H'0001'
CCP5M2 EQU H'0002'
CCP5M3 EQU H'0003'
DC5B0 EQU H'0004'
DC5B1 EQU H'0005'
;----- CCP4CON Bits -----------------------------------------------------
CCP4M0 EQU H'0000'
CCP4M1 EQU H'0001'
CCP4M2 EQU H'0002'
CCP4M3 EQU H'0003'
DC4B0 EQU H'0004'
DC4B1 EQU H'0005'
;----- PSTR3CON Bits -----------------------------------------------------
STR3A EQU H'0000'
STR3B EQU H'0001'
STR3C EQU H'0002'
STR3D EQU H'0003'
STR3SYNC EQU H'0004'
;----- CCP3AS Bits -----------------------------------------------------
CCP3ASE EQU H'0007'
P3SSBD0 EQU H'0000'
P3SSBD1 EQU H'0001'
P3SSAC0 EQU H'0002'
P3SSAC1 EQU H'0003'
CCP3AS0 EQU H'0004'
CCP3AS1 EQU H'0005'
CCP3AS2 EQU H'0006'
PSS3BD0 EQU H'0000'
PSS3BD1 EQU H'0001'
PSS3AC0 EQU H'0002'
PSS3AC1 EQU H'0003'
;----- ECCP3AS Bits -----------------------------------------------------
CCP3ASE EQU H'0007'
P3SSBD0 EQU H'0000'
P3SSBD1 EQU H'0001'
P3SSAC0 EQU H'0002'
P3SSAC1 EQU H'0003'
CCP3AS0 EQU H'0004'
CCP3AS1 EQU H'0005'
CCP3AS2 EQU H'0006'
PSS3BD0 EQU H'0000'
PSS3BD1 EQU H'0001'
PSS3AC0 EQU H'0002'
PSS3AC1 EQU H'0003'
;----- PWM3CON Bits -----------------------------------------------------
P3RSEN EQU H'0007'
P3DC0 EQU H'0000'
P3DC1 EQU H'0001'
P3DC2 EQU H'0002'
P3DC3 EQU H'0003'
P3DC4 EQU H'0004'
P3DC5 EQU H'0005'
P3DC6 EQU H'0006'
;----- CCP3CON Bits -----------------------------------------------------
CCP3M0 EQU H'0000'
CCP3M1 EQU H'0001'
CCP3M2 EQU H'0002'
CCP3M3 EQU H'0003'
DC3B0 EQU H'0004'
DC3B1 EQU H'0005'
P3M0 EQU H'0006'
P3M1 EQU H'0007'
;----- SLRCON Bits -----------------------------------------------------
SLRA EQU H'0000'
SLRB EQU H'0001'
SLRC EQU H'0002'
SLRD EQU H'0003'
SLRE EQU H'0004'
;----- WPUB Bits -----------------------------------------------------
WPUB0 EQU H'0000'
WPUB1 EQU H'0001'
WPUB2 EQU H'0002'
WPUB3 EQU H'0003'
WPUB4 EQU H'0004'
WPUB5 EQU H'0005'
WPUB6 EQU H'0006'
WPUB7 EQU H'0007'
;----- IOCB Bits -----------------------------------------------------
IOCB4 EQU H'0004'
IOCB5 EQU H'0005'
IOCB6 EQU H'0006'
IOCB7 EQU H'0007'
;----- PSTR2CON Bits -----------------------------------------------------
STR2A EQU H'0000'
STR2B EQU H'0001'
STR2C EQU H'0002'
STR2D EQU H'0003'
STR2SYNC EQU H'0004'
;----- CCP2AS Bits -----------------------------------------------------
CCP2ASE EQU H'0007'
P2SSBD0 EQU H'0000'
P2SSBD1 EQU H'0001'
P2SSAC0 EQU H'0002'
P2SSAC1 EQU H'0003'
CCP2AS0 EQU H'0004'
CCP2AS1 EQU H'0005'
CCP2AS2 EQU H'0006'
PSS2BD0 EQU H'0000'
PSS2BD1 EQU H'0001'
PSS2AC0 EQU H'0002'
PSS2AC1 EQU H'0003'
;----- ECCP2AS Bits -----------------------------------------------------
CCP2ASE EQU H'0007'
P2SSBD0 EQU H'0000'
P2SSBD1 EQU H'0001'
P2SSAC0 EQU H'0002'
P2SSAC1 EQU H'0003'
CCP2AS0 EQU H'0004'
CCP2AS1 EQU H'0005'
CCP2AS2 EQU H'0006'
PSS2BD0 EQU H'0000'
PSS2BD1 EQU H'0001'
PSS2AC0 EQU H'0002'
PSS2AC1 EQU H'0003'
;----- PWM2CON Bits -----------------------------------------------------
P2RSEN EQU H'0007'
P2DC0 EQU H'0000'
P2DC1 EQU H'0001'
P2DC2 EQU H'0002'
P2DC3 EQU H'0003'
P2DC4 EQU H'0004'
P2DC5 EQU H'0005'
P2DC6 EQU H'0006'
;----- CCP2CON Bits -----------------------------------------------------
CCP2M0 EQU H'0000'
CCP2M1 EQU H'0001'
CCP2M2 EQU H'0002'
CCP2M3 EQU H'0003'
DC2B0 EQU H'0004'
DC2B1 EQU H'0005'
P2M0 EQU H'0006'
P2M1 EQU H'0007'
;----- SSP2CON3 Bits -----------------------------------------------------
DHEN EQU H'0000'
AHEN EQU H'0001'
SBCDE EQU H'0002'
SDAHT EQU H'0003'
BOEN EQU H'0004'
SCIE EQU H'0005'
PCIE EQU H'0006'
ACKTIM EQU H'0007'
;----- SSP2MSK Bits -----------------------------------------------------
MSK0 EQU H'0000'
MSK1 EQU H'0001'
MSK2 EQU H'0002'
MSK3 EQU H'0003'
MSK4 EQU H'0004'
MSK5 EQU H'0005'
MSK6 EQU H'0006'
MSK7 EQU H'0007'
;----- SSP2CON2 Bits -----------------------------------------------------
SEN EQU H'0000'
RSEN EQU H'0001'
PEN EQU H'0002'
RCEN EQU H'0003'
ACKEN EQU H'0004'
ACKDT EQU H'0005'
ACKSTAT EQU H'0006'
GCEN EQU H'0007'
;----- SSP2CON1 Bits -----------------------------------------------------
CKP EQU H'0004'
SSPEN EQU H'0005'
SSPOV EQU H'0006'
WCOL EQU H'0007'
SSPM0 EQU H'0000'
SSPM1 EQU H'0001'
SSPM2 EQU H'0002'
SSPM3 EQU H'0003'
;----- SSP2STAT Bits -----------------------------------------------------
BF EQU H'0000'
UA EQU H'0001'
R_NOT_W EQU H'0002'
S EQU H'0003'
P EQU H'0004'
D_NOT_A EQU H'0005'
CKE EQU H'0006'
SMP EQU H'0007'
R EQU H'0002'
D EQU H'0005'
NOT_W EQU H'0002'
NOT_A EQU H'0005'
R_W EQU H'0002'
D_A EQU H'0005'
NOT_WRITE EQU H'0002'
NOT_ADDRESS EQU H'0005'
;----- BAUD2CON Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
CKTXP EQU H'0004'
DTRXP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
;----- BAUDCON2 Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
CKTXP EQU H'0004'
DTRXP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
;----- RC2STA Bits -----------------------------------------------------
RX9D EQU H'0000'
OERR EQU H'0001'
FERR EQU H'0002'
ADDEN EQU H'0003'
CREN EQU H'0004'
SREN EQU H'0005'
RX9 EQU H'0006'
SPEN EQU H'0007'
ADEN EQU H'0003'
RX9D2 EQU H'0000'
OERR2 EQU H'0001'
FERR2 EQU H'0002'
ADDEN2 EQU H'0003'
CREN2 EQU H'0004'
SREN2 EQU H'0005'
RX92 EQU H'0006'
SPEN2 EQU H'0007'
;----- RCSTA2 Bits -----------------------------------------------------
RX9D EQU H'0000'
OERR EQU H'0001'
FERR EQU H'0002'
ADDEN EQU H'0003'
CREN EQU H'0004'
SREN EQU H'0005'
RX9 EQU H'0006'
SPEN EQU H'0007'
ADEN EQU H'0003'
RX9D2 EQU H'0000'
OERR2 EQU H'0001'
FERR2 EQU H'0002'
ADDEN2 EQU H'0003'
CREN2 EQU H'0004'
SREN2 EQU H'0005'
RX92 EQU H'0006'
SPEN2 EQU H'0007'
;----- TX2STA Bits -----------------------------------------------------
TX9D EQU H'0000'
TRMT EQU H'0001'
BRGH EQU H'0002'
SENDB EQU H'0003'
SYNC EQU H'0004'
TXEN EQU H'0005'
TX9 EQU H'0006'
CSRC EQU H'0007'
TX9D2 EQU H'0000'
TRMT2 EQU H'0001'
BRGH2 EQU H'0002'
SENDB2 EQU H'0003'
SYNC2 EQU H'0004'
TXEN2 EQU H'0005'
TX92 EQU H'0006'
CSRC2 EQU H'0007'
;----- TXSTA2 Bits -----------------------------------------------------
TX9D EQU H'0000'
TRMT EQU H'0001'
BRGH EQU H'0002'
SENDB EQU H'0003'
SYNC EQU H'0004'
TXEN EQU H'0005'
TX9 EQU H'0006'
CSRC EQU H'0007'
TX9D2 EQU H'0000'
TRMT2 EQU H'0001'
BRGH2 EQU H'0002'
SENDB2 EQU H'0003'
SYNC2 EQU H'0004'
TXEN2 EQU H'0005'
TX92 EQU H'0006'
CSRC2 EQU H'0007'
;----- CM12CON Bits -----------------------------------------------------
C2SYNC EQU H'0000'
C1SYNC EQU H'0001'
C2HYS EQU H'0002'
C1HYS EQU H'0003'
C2RSEL EQU H'0004'
C1RSEL EQU H'0005'
MC2OUT EQU H'0006'
MC1OUT EQU H'0007'
;----- CM2CON1 Bits -----------------------------------------------------
C2SYNC EQU H'0000'
C1SYNC EQU H'0001'
C2HYS EQU H'0002'
C1HYS EQU H'0003'
C2RSEL EQU H'0004'
C1RSEL EQU H'0005'
MC2OUT EQU H'0006'
MC1OUT EQU H'0007'
;----- CM2CON Bits -----------------------------------------------------
C2R EQU H'0002'
C2SP EQU H'0003'
C2POL EQU H'0004'
C2OE EQU H'0005'
C2OUT_CM2CON EQU H'0006'
C2ON EQU H'0007'
C2CH0 EQU H'0000'
C2CH1 EQU H'0001'
;----- CM2CON0 Bits -----------------------------------------------------
C2R EQU H'0002'
C2SP EQU H'0003'
C2POL EQU H'0004'
C2OE EQU H'0005'
C2OUT_CM2CON0 EQU H'0006'
C2ON EQU H'0007'
C2CH0 EQU H'0000'
C2CH1 EQU H'0001'
;----- CM1CON Bits -----------------------------------------------------
C1R EQU H'0002'
C1SP EQU H'0003'
C1POL EQU H'0004'
C1OE EQU H'0005'
C1OUT_CM1CON EQU H'0006'
C1ON EQU H'0007'
C1CH0 EQU H'0000'
C1CH1 EQU H'0001'
;----- CM1CON0 Bits -----------------------------------------------------
C1R EQU H'0002'
C1SP EQU H'0003'
C1POL EQU H'0004'
C1OE EQU H'0005'
C1OUT_CM1CON0 EQU H'0006'
C1ON EQU H'0007'
C1CH0 EQU H'0000'
C1CH1 EQU H'0001'
;----- PIE4 Bits -----------------------------------------------------
CCP3IE EQU H'0000'
CCP4IE EQU H'0001'
CCP5IE EQU H'0002'
;----- PIR4 Bits -----------------------------------------------------
CCP3IF EQU H'0000'
CCP4IF EQU H'0001'
CCP5IF EQU H'0002'
;----- IPR4 Bits -----------------------------------------------------
CCP3IP EQU H'0000'
CCP4IP EQU H'0001'
CCP5IP EQU H'0002'
;----- PIE5 Bits -----------------------------------------------------
TMR4IE EQU H'0000'
TMR5IE EQU H'0001'
TMR6IE EQU H'0002'
;----- PIR5 Bits -----------------------------------------------------
TMR4IF EQU H'0000'
TMR5IF EQU H'0001'
TMR6IF EQU H'0002'
;----- IPR5 Bits -----------------------------------------------------
TMR4IP EQU H'0000'
TMR5IP EQU H'0001'
TMR6IP EQU H'0002'
;----- PORTA Bits -----------------------------------------------------
RA0 EQU H'0000'
RA1 EQU H'0001'
RA2 EQU H'0002'
RA3 EQU H'0003'
RA4 EQU H'0004'
RA5 EQU H'0005'
RA6 EQU H'0006'
RA7 EQU H'0007'
AN0 EQU H'0000'
AN1 EQU H'0001'
AN2 EQU H'0002'
AN3 EQU H'0003'
AN4 EQU H'0005'
C12IN0M EQU H'0000'
C12IN1M EQU H'0001'
C2INP EQU H'0002'
C1INP EQU H'0003'
C1OUT_PORTA EQU H'0004'
C2OUT_PORTA EQU H'0005'
C12IN0N EQU H'0000'
C12IN1N EQU H'0001'
VREFM EQU H'0002'
VREFP EQU H'0003'
T0CKI EQU H'0004'
SS EQU H'0005'
VREFN EQU H'0002'
SRQ EQU H'0004'
NOT_SS EQU H'0005'
CVREF EQU H'0002'
LVDIN EQU H'0005'
DACOUT EQU H'0002'
HLVDIN EQU H'0005'
SS1 EQU H'0005'
NOT_SS1 EQU H'0005'
SRNQ EQU H'0005'
;----- PORTB Bits -----------------------------------------------------
RB0 EQU H'0000'
RB1 EQU H'0001'
RB2 EQU H'0002'
RB3 EQU H'0003'
RB4 EQU H'0004'
RB5 EQU H'0005'
RB6 EQU H'0006'
RB7 EQU H'0007'
INT0 EQU H'0000'
INT1 EQU H'0001'
INT2 EQU H'0002'
CCP2_PORTB EQU H'0003'
KBI0 EQU H'0004'
KBI1 EQU H'0005'
KBI2 EQU H'0006'
KBI3 EQU H'0007'
AN12 EQU H'0000'
AN10 EQU H'0001'
AN8 EQU H'0002'
AN9 EQU H'0003'
AN11 EQU H'0004'
AN13 EQU H'0005'
PGC EQU H'0006'
PGD EQU H'0007'
FLT0 EQU H'0000'
C12IN3M EQU H'0001'
C12IN2M EQU H'0003'
T5G EQU H'0004'
T1G EQU H'0005'
SRI EQU H'0000'
C12IN3N EQU H'0001'
C12IN2N EQU H'0003'
CCP3_PORTB EQU H'0005'
CTED1 EQU H'0002'
CTED2 EQU H'0003'
T3CKI_PORTB EQU H'0005'
P2A_PORTB EQU H'0003'
P3A_PORTB EQU H'0005'
;----- PORTC Bits -----------------------------------------------------
RC0 EQU H'0000'
RC1 EQU H'0001'
RC2 EQU H'0002'
RC3 EQU H'0003'
RC4 EQU H'0004'
RC5 EQU H'0005'
RC6 EQU H'0006'
RC7 EQU H'0007'
T1OSO EQU H'0000'
T1OSI EQU H'0001'
T5CKI EQU H'0002'
SCK EQU H'0003'
SDI EQU H'0004'
SDO EQU H'0005'
TX EQU H'0006'
RX EQU H'0007'
P2B_PORTC EQU H'0000'
P2A_PORTC EQU H'0001'
P1A EQU H'0002'
SCL EQU H'0003'
SDA EQU H'0004'
CK EQU H'0006'
; DT is a reserved word
; DT EQU H'0007'
T1CKI EQU H'0000'
CCP2_PORTC EQU H'0001'
CCP1 EQU H'0002'
SCK1 EQU H'0003'
SDI1 EQU H'0004'
SDO1 EQU H'0005'
TX1 EQU H'0006'
RX1 EQU H'0007'
T3CKI_PORTC EQU H'0000'
CTPLS EQU H'0002'
SCL1 EQU H'0003'
SDA1 EQU H'0004'
CK1 EQU H'0006'
DT1 EQU H'0007'
T3G EQU H'0000'
AN14 EQU H'0002'
AN15 EQU H'0003'
AN16 EQU H'0004'
AN17 EQU H'0005'
AN18 EQU H'0006'
AN19 EQU H'0007'
;----- PORTD Bits -----------------------------------------------------
RD0 EQU H'0000'
RD1 EQU H'0001'
RD2 EQU H'0002'
RD3 EQU H'0003'
RD4 EQU H'0004'
RD5 EQU H'0005'
RD6 EQU H'0006'
RD7 EQU H'0007'
P2B_PORTD EQU H'0002'
P2C EQU H'0003'
P2D EQU H'0004'
P1B EQU H'0005'
P1C EQU H'0006'
P1D EQU H'0007'
CCP4 EQU H'0001'
TX2 EQU H'0006'
RX2 EQU H'0007'
SCK2 EQU H'0000'
SDI2 EQU H'0001'
NOT_SS2 EQU H'0003'
SDO2 EQU H'0004'
CK2 EQU H'0006'
DT2 EQU H'0007'
SCL2 EQU H'0000'
SDA2 EQU H'0001'
SS2 EQU H'0003'
AN20 EQU H'0000'
AN21 EQU H'0001'
AN22 EQU H'0002'
AN23 EQU H'0003'
AN24 EQU H'0004'
AN25 EQU H'0005'
AN26 EQU H'0006'
AN27 EQU H'0007'
;----- PORTE Bits -----------------------------------------------------
RE0 EQU H'0000'
RE1 EQU H'0001'
RE2 EQU H'0002'
RE3 EQU H'0003'
AN5 EQU H'0000'
AN6 EQU H'0001'
AN7 EQU H'0002'
MCLR EQU H'0003'
P3A_PORTE EQU H'0000'
P3B EQU H'0001'
CCP5 EQU H'0002'
NOT_MCLR EQU H'0003'
CCP3_PORTE EQU H'0000'
VPP EQU H'0003'
;----- LATA Bits -----------------------------------------------------
LATA0 EQU H'0000'
LATA1 EQU H'0001'
LATA2 EQU H'0002'
LATA3 EQU H'0003'
LATA4 EQU H'0004'
LATA5 EQU H'0005'
LATA6 EQU H'0006'
LATA7 EQU H'0007'
;----- LATB Bits -----------------------------------------------------
LATB0 EQU H'0000'
LATB1 EQU H'0001'
LATB2 EQU H'0002'
LATB3 EQU H'0003'
LATB4 EQU H'0004'
LATB5 EQU H'0005'
LATB6 EQU H'0006'
LATB7 EQU H'0007'
;----- LATC Bits -----------------------------------------------------
LATC0 EQU H'0000'
LATC1 EQU H'0001'
LATC2 EQU H'0002'
LATC3 EQU H'0003'
LATC4 EQU H'0004'
LATC5 EQU H'0005'
LATC6 EQU H'0006'
LATC7 EQU H'0007'
;----- LATD Bits -----------------------------------------------------
LATD0 EQU H'0000'
LATD1 EQU H'0001'
LATD2 EQU H'0002'
LATD3 EQU H'0003'
LATD4 EQU H'0004'
LATD5 EQU H'0005'
LATD6 EQU H'0006'
LATD7 EQU H'0007'
;----- LATE Bits -----------------------------------------------------
LATE0 EQU H'0000'
LATE1 EQU H'0001'
LATE2 EQU H'0002'
;----- DDRA Bits -----------------------------------------------------
TRISA0 EQU H'0000'
TRISA1 EQU H'0001'
TRISA2 EQU H'0002'
TRISA3 EQU H'0003'
TRISA4 EQU H'0004'
TRISA5 EQU H'0005'
TRISA6 EQU H'0006'
TRISA7 EQU H'0007'
RA0 EQU H'0000'
RA1 EQU H'0001'
RA2 EQU H'0002'
RA3 EQU H'0003'
RA4 EQU H'0004'
RA5 EQU H'0005'
RA6 EQU H'0006'
RA7 EQU H'0007'
;----- TRISA Bits -----------------------------------------------------
TRISA0 EQU H'0000'
TRISA1 EQU H'0001'
TRISA2 EQU H'0002'
TRISA3 EQU H'0003'
TRISA4 EQU H'0004'
TRISA5 EQU H'0005'
TRISA6 EQU H'0006'
TRISA7 EQU H'0007'
RA0 EQU H'0000'
RA1 EQU H'0001'
RA2 EQU H'0002'
RA3 EQU H'0003'
RA4 EQU H'0004'
RA5 EQU H'0005'
RA6 EQU H'0006'
RA7 EQU H'0007'
;----- DDRB Bits -----------------------------------------------------
TRISB0 EQU H'0000'
TRISB1 EQU H'0001'
TRISB2 EQU H'0002'
TRISB3 EQU H'0003'
TRISB4 EQU H'0004'
TRISB5 EQU H'0005'
TRISB6 EQU H'0006'
TRISB7 EQU H'0007'
RB0 EQU H'0000'
RB1 EQU H'0001'
RB2 EQU H'0002'
RB3 EQU H'0003'
RB4 EQU H'0004'
RB5 EQU H'0005'
RB6 EQU H'0006'
RB7 EQU H'0007'
;----- TRISB Bits -----------------------------------------------------
TRISB0 EQU H'0000'
TRISB1 EQU H'0001'
TRISB2 EQU H'0002'
TRISB3 EQU H'0003'
TRISB4 EQU H'0004'
TRISB5 EQU H'0005'
TRISB6 EQU H'0006'
TRISB7 EQU H'0007'
RB0 EQU H'0000'
RB1 EQU H'0001'
RB2 EQU H'0002'
RB3 EQU H'0003'
RB4 EQU H'0004'
RB5 EQU H'0005'
RB6 EQU H'0006'
RB7 EQU H'0007'
;----- DDRC Bits -----------------------------------------------------
TRISC0 EQU H'0000'
TRISC1 EQU H'0001'
TRISC2 EQU H'0002'
TRISC3 EQU H'0003'
TRISC4 EQU H'0004'
TRISC5 EQU H'0005'
TRISC6 EQU H'0006'
TRISC7 EQU H'0007'
RC0 EQU H'0000'
RC1 EQU H'0001'
RC2 EQU H'0002'
RC3 EQU H'0003'
RC4 EQU H'0004'
RC5 EQU H'0005'
RC6 EQU H'0006'
RC7 EQU H'0007'
;----- TRISC Bits -----------------------------------------------------
TRISC0 EQU H'0000'
TRISC1 EQU H'0001'
TRISC2 EQU H'0002'
TRISC3 EQU H'0003'
TRISC4 EQU H'0004'
TRISC5 EQU H'0005'
TRISC6 EQU H'0006'
TRISC7 EQU H'0007'
RC0 EQU H'0000'
RC1 EQU H'0001'
RC2 EQU H'0002'
RC3 EQU H'0003'
RC4 EQU H'0004'
RC5 EQU H'0005'
RC6 EQU H'0006'
RC7 EQU H'0007'
;----- DDRD Bits -----------------------------------------------------
TRISD0 EQU H'0000'
TRISD1 EQU H'0001'
TRISD2 EQU H'0002'
TRISD3 EQU H'0003'
TRISD4 EQU H'0004'
TRISD5 EQU H'0005'
TRISD6 EQU H'0006'
TRISD7 EQU H'0007'
RD0 EQU H'0000'
RD1 EQU H'0001'
RD2 EQU H'0002'
RD3 EQU H'0003'
RD4 EQU H'0004'
RD5 EQU H'0005'
RD6 EQU H'0006'
RD7 EQU H'0007'
;----- TRISD Bits -----------------------------------------------------
TRISD0 EQU H'0000'
TRISD1 EQU H'0001'
TRISD2 EQU H'0002'
TRISD3 EQU H'0003'
TRISD4 EQU H'0004'
TRISD5 EQU H'0005'
TRISD6 EQU H'0006'
TRISD7 EQU H'0007'
RD0 EQU H'0000'
RD1 EQU H'0001'
RD2 EQU H'0002'
RD3 EQU H'0003'
RD4 EQU H'0004'
RD5 EQU H'0005'
RD6 EQU H'0006'
RD7 EQU H'0007'
;----- DDRE Bits -----------------------------------------------------
TRISE0 EQU H'0000'
TRISE1 EQU H'0001'
TRISE2 EQU H'0002'
WPUE3 EQU H'0007'
RE0 EQU H'0000'
RE1 EQU H'0001'
RE2 EQU H'0002'
;----- TRISE Bits -----------------------------------------------------
TRISE0 EQU H'0000'
TRISE1 EQU H'0001'
TRISE2 EQU H'0002'
WPUE3 EQU H'0007'
RE0 EQU H'0000'
RE1 EQU H'0001'
RE2 EQU H'0002'
;----- OSCTUNE Bits -----------------------------------------------------
PLLEN EQU H'0006'
INTSRC EQU H'0007'
TUN0 EQU H'0000'
TUN1 EQU H'0001'
TUN2 EQU H'0002'
TUN3 EQU H'0003'
TUN4 EQU H'0004'
TUN5 EQU H'0005'
;----- HLVDCON Bits -----------------------------------------------------
HLVDEN EQU H'0004'
IRVST EQU H'0005'
BGVST EQU H'0006'
VDIRMAG EQU H'0007'
HLVDL0 EQU H'0000'
HLVDL1 EQU H'0001'
HLVDL2 EQU H'0002'
HLVDL3 EQU H'0003'
LVDL0 EQU H'0000'
LVDL1 EQU H'0001'
LVDL2 EQU H'0002'
LVDL3 EQU H'0003'
LVDEN EQU H'0004'
IVRST EQU H'0005'
LVV0 EQU H'0000'
LVV1 EQU H'0001'
LVV2 EQU H'0002'
LVV3 EQU H'0003'
BGST EQU H'0005'
;----- LVDCON Bits -----------------------------------------------------
HLVDEN EQU H'0004'
IRVST EQU H'0005'
BGVST EQU H'0006'
VDIRMAG EQU H'0007'
HLVDL0 EQU H'0000'
HLVDL1 EQU H'0001'
HLVDL2 EQU H'0002'
HLVDL3 EQU H'0003'
LVDL0 EQU H'0000'
LVDL1 EQU H'0001'
LVDL2 EQU H'0002'
LVDL3 EQU H'0003'
LVDEN EQU H'0004'
IVRST EQU H'0005'
LVV0 EQU H'0000'
LVV1 EQU H'0001'
LVV2 EQU H'0002'
LVV3 EQU H'0003'
BGST EQU H'0005'
;----- PIE1 Bits -----------------------------------------------------
TMR1IE EQU H'0000'
TMR2IE EQU H'0001'
CCP1IE EQU H'0002'
SSP1IE EQU H'0003'
TX1IE EQU H'0004'
RC1IE EQU H'0005'
ADIE EQU H'0006'
SSPIE EQU H'0003'
TXIE EQU H'0004'
RCIE EQU H'0005'
;----- PIR1 Bits -----------------------------------------------------
TMR1IF EQU H'0000'
TMR2IF EQU H'0001'
CCP1IF EQU H'0002'
SSP1IF EQU H'0003'
TX1IF EQU H'0004'
RC1IF EQU H'0005'
ADIF EQU H'0006'
SSPIF EQU H'0003'
TXIF EQU H'0004'
RCIF EQU H'0005'
;----- IPR1 Bits -----------------------------------------------------
TMR1IP EQU H'0000'
TMR2IP EQU H'0001'
CCP1IP EQU H'0002'
SSP1IP EQU H'0003'
TX1IP EQU H'0004'
RC1IP EQU H'0005'
ADIP EQU H'0006'
SSPIP EQU H'0003'
TXIP EQU H'0004'
RCIP EQU H'0005'
;----- PIE2 Bits -----------------------------------------------------
CCP2IE EQU H'0000'
TMR3IE EQU H'0001'
HLVDIE EQU H'0002'
BCL1IE EQU H'0003'
EEIE EQU H'0004'
C2IE EQU H'0005'
C1IE EQU H'0006'
OSCFIE EQU H'0007'
LVDIE EQU H'0002'
BCLIE EQU H'0003'
;----- PIR2 Bits -----------------------------------------------------
CCP2IF EQU H'0000'
TMR3IF EQU H'0001'
HLVDIF EQU H'0002'
BCL1IF EQU H'0003'
EEIF EQU H'0004'
C2IF EQU H'0005'
C1IF EQU H'0006'
OSCFIF EQU H'0007'
LVDIF EQU H'0002'
BCLIF EQU H'0003'
;----- IPR2 Bits -----------------------------------------------------
CCP2IP EQU H'0000'
TMR3IP EQU H'0001'
HLVDIP EQU H'0002'
BCL1IP EQU H'0003'
EEIP EQU H'0004'
C2IP EQU H'0005'
C1IP EQU H'0006'
OSCFIP EQU H'0007'
LVDIP EQU H'0002'
BCLIP EQU H'0003'
;----- PIE3 Bits -----------------------------------------------------
TMR1GIE EQU H'0000'
TMR3GIE EQU H'0001'
TMR5GIE EQU H'0002'
CTMUIE EQU H'0003'
TX2IE EQU H'0004'
RC2IE EQU H'0005'
BCL2IE EQU H'0006'
SSP2IE EQU H'0007'
;----- PIR3 Bits -----------------------------------------------------
TMR1GIF EQU H'0000'
TMR3GIF EQU H'0001'
TMR5GIF EQU H'0002'
CTMUIF EQU H'0003'
TX2IF EQU H'0004'
RC2IF EQU H'0005'
BCL2IF EQU H'0006'
SSP2IF EQU H'0007'
;----- IPR3 Bits -----------------------------------------------------
TMR1GIP EQU H'0000'
TMR3GIP EQU H'0001'
TMR5GIP EQU H'0002'
CTMUIP EQU H'0003'
TX2IP EQU H'0004'
RC2IP EQU H'0005'
BCL2IP EQU H'0006'
SSP2IP EQU H'0007'
;----- EECON1 Bits -----------------------------------------------------
RD EQU H'0000'
WR EQU H'0001'
WREN EQU H'0002'
WRERR EQU H'0003'
FREE EQU H'0004'
CFGS EQU H'0006'
EEPGD EQU H'0007'
;----- EEADR Bits -----------------------------------------------------
EEADR0 EQU H'0000'
EEADR1 EQU H'0001'
EEADR2 EQU H'0002'
EEADR3 EQU H'0003'
EEADR4 EQU H'0004'
EEADR5 EQU H'0005'
EEADR6 EQU H'0006'
EEADR7 EQU H'0007'
;----- EEADRH Bits -----------------------------------------------------
EEADR8 EQU H'0000'
EEADR9 EQU H'0001'
;----- RC1STA Bits -----------------------------------------------------
RX9D EQU H'0000'
OERR EQU H'0001'
FERR EQU H'0002'
ADDEN EQU H'0003'
CREN EQU H'0004'
SREN EQU H'0005'
RX9 EQU H'0006'
SPEN EQU H'0007'
ADEN EQU H'0003'
RX9D1 EQU H'0000'
OERR1 EQU H'0001'
FERR1 EQU H'0002'
ADDEN1 EQU H'0003'
CREN1 EQU H'0004'
SREN1 EQU H'0005'
RX91 EQU H'0006'
SPEN1 EQU H'0007'
;----- RCSTA Bits -----------------------------------------------------
RX9D EQU H'0000'
OERR EQU H'0001'
FERR EQU H'0002'
ADDEN EQU H'0003'
CREN EQU H'0004'
SREN EQU H'0005'
RX9 EQU H'0006'
SPEN EQU H'0007'
ADEN EQU H'0003'
RX9D1 EQU H'0000'
OERR1 EQU H'0001'
FERR1 EQU H'0002'
ADDEN1 EQU H'0003'
CREN1 EQU H'0004'
SREN1 EQU H'0005'
RX91 EQU H'0006'
SPEN1 EQU H'0007'
;----- RCSTA1 Bits -----------------------------------------------------
RX9D EQU H'0000'
OERR EQU H'0001'
FERR EQU H'0002'
ADDEN EQU H'0003'
CREN EQU H'0004'
SREN EQU H'0005'
RX9 EQU H'0006'
SPEN EQU H'0007'
ADEN EQU H'0003'
RX9D1 EQU H'0000'
OERR1 EQU H'0001'
FERR1 EQU H'0002'
ADDEN1 EQU H'0003'
CREN1 EQU H'0004'
SREN1 EQU H'0005'
RX91 EQU H'0006'
SPEN1 EQU H'0007'
;----- TX1STA Bits -----------------------------------------------------
TX9D EQU H'0000'
TRMT EQU H'0001'
BRGH EQU H'0002'
SENDB EQU H'0003'
SYNC EQU H'0004'
TXEN EQU H'0005'
TX9 EQU H'0006'
CSRC EQU H'0007'
TX9D1 EQU H'0000'
TRMT1 EQU H'0001'
BRGH1 EQU H'0002'
SENDB1 EQU H'0003'
SYNC1 EQU H'0004'
TXEN1 EQU H'0005'
TX91 EQU H'0006'
CSRC1 EQU H'0007'
;----- TXSTA Bits -----------------------------------------------------
TX9D EQU H'0000'
TRMT EQU H'0001'
BRGH EQU H'0002'
SENDB EQU H'0003'
SYNC EQU H'0004'
TXEN EQU H'0005'
TX9 EQU H'0006'
CSRC EQU H'0007'
TX9D1 EQU H'0000'
TRMT1 EQU H'0001'
BRGH1 EQU H'0002'
SENDB1 EQU H'0003'
SYNC1 EQU H'0004'
TXEN1 EQU H'0005'
TX91 EQU H'0006'
CSRC1 EQU H'0007'
;----- TXSTA1 Bits -----------------------------------------------------
TX9D EQU H'0000'
TRMT EQU H'0001'
BRGH EQU H'0002'
SENDB EQU H'0003'
SYNC EQU H'0004'
TXEN EQU H'0005'
TX9 EQU H'0006'
CSRC EQU H'0007'
TX9D1 EQU H'0000'
TRMT1 EQU H'0001'
BRGH1 EQU H'0002'
SENDB1 EQU H'0003'
SYNC1 EQU H'0004'
TXEN1 EQU H'0005'
TX91 EQU H'0006'
CSRC1 EQU H'0007'
;----- T3CON Bits -----------------------------------------------------
TMR3ON EQU H'0000'
T3RD16 EQU H'0001'
NOT_T3SYNC EQU H'0002'
T3SOSCEN EQU H'0003'
T3OSCEN EQU H'0003'
T3CKPS0 EQU H'0004'
T3CKPS1 EQU H'0005'
TMR3CS0 EQU H'0006'
TMR3CS1 EQU H'0007'
;----- T3GCON Bits -----------------------------------------------------
T3GVAL EQU H'0002'
T3GGO_NOT_DONE EQU H'0003'
T3GSPM EQU H'0004'
T3GTM EQU H'0005'
T3GPOL EQU H'0006'
TMR3GE EQU H'0007'
T3GSS0 EQU H'0000'
T3GSS1 EQU H'0001'
T3G_DONE EQU H'0003'
T3GGO EQU H'0003'
;----- ECCP1AS Bits -----------------------------------------------------
CCP1ASE EQU H'0007'
P1SSBD0 EQU H'0000'
P1SSBD1 EQU H'0001'
P1SSAC0 EQU H'0002'
P1SSAC1 EQU H'0003'
CCP1AS0 EQU H'0004'
CCP1AS1 EQU H'0005'
CCP1AS2 EQU H'0006'
PSS1BD0 EQU H'0000'
PSS1BD1 EQU H'0001'
PSS1AC0 EQU H'0002'
PSS1AC1 EQU H'0003'
ECCPASE EQU H'0007'
PSSBD0 EQU H'0000'
PSSBD1 EQU H'0001'
PSSAC0 EQU H'0002'
PSSAC1 EQU H'0003'
ECCPAS0 EQU H'0004'
ECCPAS1 EQU H'0005'
ECCPAS2 EQU H'0006'
;----- ECCPAS Bits -----------------------------------------------------
CCP1ASE EQU H'0007'
P1SSBD0 EQU H'0000'
P1SSBD1 EQU H'0001'
P1SSAC0 EQU H'0002'
P1SSAC1 EQU H'0003'
CCP1AS0 EQU H'0004'
CCP1AS1 EQU H'0005'
CCP1AS2 EQU H'0006'
PSS1BD0 EQU H'0000'
PSS1BD1 EQU H'0001'
PSS1AC0 EQU H'0002'
PSS1AC1 EQU H'0003'
ECCPASE EQU H'0007'
PSSBD0 EQU H'0000'
PSSBD1 EQU H'0001'
PSSAC0 EQU H'0002'
PSSAC1 EQU H'0003'
ECCPAS0 EQU H'0004'
ECCPAS1 EQU H'0005'
ECCPAS2 EQU H'0006'
;----- PWM1CON Bits -----------------------------------------------------
P1RSEN EQU H'0007'
P1DC0 EQU H'0000'
P1DC1 EQU H'0001'
P1DC2 EQU H'0002'
P1DC3 EQU H'0003'
P1DC4 EQU H'0004'
P1DC5 EQU H'0005'
P1DC6 EQU H'0006'
PRSEN EQU H'0007'
PDC0 EQU H'0000'
PDC1 EQU H'0001'
PDC2 EQU H'0002'
PDC3 EQU H'0003'
PDC4 EQU H'0004'
PDC5 EQU H'0005'
PDC6 EQU H'0006'
;----- PWMCON Bits -----------------------------------------------------
P1RSEN EQU H'0007'
P1DC0 EQU H'0000'
P1DC1 EQU H'0001'
P1DC2 EQU H'0002'
P1DC3 EQU H'0003'
P1DC4 EQU H'0004'
P1DC5 EQU H'0005'
P1DC6 EQU H'0006'
PRSEN EQU H'0007'
PDC0 EQU H'0000'
PDC1 EQU H'0001'
PDC2 EQU H'0002'
PDC3 EQU H'0003'
PDC4 EQU H'0004'
PDC5 EQU H'0005'
PDC6 EQU H'0006'
;----- BAUD1CON Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
CKTXP EQU H'0004'
DTRXP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
;----- BAUDCON Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
CKTXP EQU H'0004'
DTRXP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
;----- BAUDCON1 Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
CKTXP EQU H'0004'
DTRXP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
;----- BAUDCTL Bits -----------------------------------------------------
ABDEN EQU H'0000'
WUE EQU H'0001'
BRG16 EQU H'0003'
CKTXP EQU H'0004'
DTRXP EQU H'0005'
RCIDL EQU H'0006'
ABDOVF EQU H'0007'
SCKP EQU H'0004'
;----- PSTR1CON Bits -----------------------------------------------------
STR1A EQU H'0000'
STR1B EQU H'0001'
STR1C EQU H'0002'
STR1D EQU H'0003'
STR1SYNC EQU H'0004'
;----- PSTRCON Bits -----------------------------------------------------
STR1A EQU H'0000'
STR1B EQU H'0001'
STR1C EQU H'0002'
STR1D EQU H'0003'
STR1SYNC EQU H'0004'
;----- T2CON Bits -----------------------------------------------------
TMR2ON EQU H'0002'
T2CKPS0 EQU H'0000'
T2CKPS1 EQU H'0001'
T2OUTPS0 EQU H'0003'
T2OUTPS1 EQU H'0004'
T2OUTPS2 EQU H'0005'
T2OUTPS3 EQU H'0006'
;----- CCP1CON Bits -----------------------------------------------------
CCP1M0 EQU H'0000'
CCP1M1 EQU H'0001'
CCP1M2 EQU H'0002'
CCP1M3 EQU H'0003'
DC1B0 EQU H'0004'
DC1B1 EQU H'0005'
P1M0 EQU H'0006'
P1M1 EQU H'0007'
;----- ADCON2 Bits -----------------------------------------------------
ADFM EQU H'0007'
ADCS0 EQU H'0000'
ADCS1 EQU H'0001'
ADCS2 EQU H'0002'
ACQT0 EQU H'0003'
ACQT1 EQU H'0004'
ACQT2 EQU H'0005'
;----- ADCON1 Bits -----------------------------------------------------
TRIGSEL EQU H'0007'
NVCFG0 EQU H'0000'
NVCFG1 EQU H'0001'
PVCFG0 EQU H'0002'
PVCFG1 EQU H'0003'
;----- ADCON0 Bits -----------------------------------------------------
ADON EQU H'0000'
GO_NOT_DONE EQU H'0001'
GO EQU H'0001'
CHS0 EQU H'0002'
CHS1 EQU H'0003'
CHS2 EQU H'0004'
CHS3 EQU H'0005'
CHS4 EQU H'0006'
DONE EQU H'0001'
NOT_DONE EQU H'0001'
GO_DONE EQU H'0001'
;----- SSP1CON2 Bits -----------------------------------------------------
SEN EQU H'0000'
RSEN EQU H'0001'
PEN EQU H'0002'
RCEN EQU H'0003'
ACKEN EQU H'0004'
ACKDT EQU H'0005'
ACKSTAT EQU H'0006'
GCEN EQU H'0007'
;----- SSPCON2 Bits -----------------------------------------------------
SEN EQU H'0000'
RSEN EQU H'0001'
PEN EQU H'0002'
RCEN EQU H'0003'
ACKEN EQU H'0004'
ACKDT EQU H'0005'
ACKSTAT EQU H'0006'
GCEN EQU H'0007'
;----- SSP1CON1 Bits -----------------------------------------------------
CKP EQU H'0004'
SSPEN EQU H'0005'
SSPOV EQU H'0006'
WCOL EQU H'0007'
SSPM0 EQU H'0000'
SSPM1 EQU H'0001'
SSPM2 EQU H'0002'
SSPM3 EQU H'0003'
;----- SSPCON1 Bits -----------------------------------------------------
CKP EQU H'0004'
SSPEN EQU H'0005'
SSPOV EQU H'0006'
WCOL EQU H'0007'
SSPM0 EQU H'0000'
SSPM1 EQU H'0001'
SSPM2 EQU H'0002'
SSPM3 EQU H'0003'
;----- SSP1STAT Bits -----------------------------------------------------
BF EQU H'0000'
UA EQU H'0001'
R_NOT_W EQU H'0002'
S EQU H'0003'
P EQU H'0004'
D_NOT_A EQU H'0005'
CKE EQU H'0006'
SMP EQU H'0007'
R EQU H'0002'
D EQU H'0005'
NOT_W EQU H'0002'
NOT_A EQU H'0005'
R_W EQU H'0002'
D_A EQU H'0005'
NOT_WRITE EQU H'0002'
NOT_ADDRESS EQU H'0005'
;----- SSPSTAT Bits -----------------------------------------------------
BF EQU H'0000'
UA EQU H'0001'
R_NOT_W EQU H'0002'
S EQU H'0003'
P EQU H'0004'
D_NOT_A EQU H'0005'
CKE EQU H'0006'
SMP EQU H'0007'
R EQU H'0002'
D EQU H'0005'
NOT_W EQU H'0002'
NOT_A EQU H'0005'
R_W EQU H'0002'
D_A EQU H'0005'
NOT_WRITE EQU H'0002'
NOT_ADDRESS EQU H'0005'
;----- SSP1MSK Bits -----------------------------------------------------
MSK0 EQU H'0000'
MSK1 EQU H'0001'
MSK2 EQU H'0002'
MSK3 EQU H'0003'
MSK4 EQU H'0004'
MSK5 EQU H'0005'
MSK6 EQU H'0006'
MSK7 EQU H'0007'
;----- SSPMSK Bits -----------------------------------------------------
MSK0 EQU H'0000'
MSK1 EQU H'0001'
MSK2 EQU H'0002'
MSK3 EQU H'0003'
MSK4 EQU H'0004'
MSK5 EQU H'0005'
MSK6 EQU H'0006'
MSK7 EQU H'0007'
;----- SSP1CON3 Bits -----------------------------------------------------
DHEN EQU H'0000'
AHEN EQU H'0001'
SBCDE EQU H'0002'
SDAHT EQU H'0003'
BOEN EQU H'0004'
SCIE EQU H'0005'
PCIE EQU H'0006'
ACKTIM EQU H'0007'
;----- SSPCON3 Bits -----------------------------------------------------
DHEN EQU H'0000'
AHEN EQU H'0001'
SBCDE EQU H'0002'
SDAHT EQU H'0003'
BOEN EQU H'0004'
SCIE EQU H'0005'
PCIE EQU H'0006'
ACKTIM EQU H'0007'
;----- T1GCON Bits -----------------------------------------------------
T1GVAL EQU H'0002'
T1GGO_NOT_DONE EQU H'0003'
T1GSPM EQU H'0004'
T1GTM EQU H'0005'
T1GPOL EQU H'0006'
TMR1GE EQU H'0007'
T1GSS0 EQU H'0000'
T1GSS1 EQU H'0001'
T1G_DONE EQU H'0003'
T1GGO EQU H'0003'
;----- T1CON Bits -----------------------------------------------------
TMR1ON EQU H'0000'
T1RD16 EQU H'0001'
NOT_T1SYNC EQU H'0002'
T1SOSCEN EQU H'0003'
RD16 EQU H'0001'
T1SYNC EQU H'0002'
T1OSCEN EQU H'0003'
T1CKPS0 EQU H'0004'
T1CKPS1 EQU H'0005'
TMR1CS0 EQU H'0006'
TMR1CS1 EQU H'0007'
;----- RCON Bits -----------------------------------------------------
NOT_BOR EQU H'0000'
NOT_POR EQU H'0001'
NOT_PD EQU H'0002'
NOT_TO EQU H'0003'
NOT_RI EQU H'0004'
SBOREN EQU H'0006'
IPEN EQU H'0007'
BOR EQU H'0000'
POR EQU H'0001'
PD EQU H'0002'
TO EQU H'0003'
RI EQU H'0004'
;----- WDTCON Bits -----------------------------------------------------
SWDTEN EQU H'0000'
SWDTE EQU H'0000'
;----- OSCCON2 Bits -----------------------------------------------------
LFIOFS EQU H'0000'
MFIOFS EQU H'0001'
PRISD EQU H'0002'
SOSCGO EQU H'0003'
MFIOSEL EQU H'0004'
SOSCRUN EQU H'0006'
PLLRDY EQU H'0007'
;----- OSCCON Bits -----------------------------------------------------
HFIOFS EQU H'0002'
OSTS EQU H'0003'
IDLEN EQU H'0007'
SCS0 EQU H'0000'
SCS1 EQU H'0001'
IOFS EQU H'0002'
IRCF0 EQU H'0004'
IRCF1 EQU H'0005'
IRCF2 EQU H'0006'
;----- T0CON Bits -----------------------------------------------------
PSA EQU H'0003'
T0SE EQU H'0004'
T0CS EQU H'0005'
T08BIT EQU H'0006'
TMR0ON EQU H'0007'
T0PS0 EQU H'0000'
T0PS1 EQU H'0001'
T0PS2 EQU H'0002'
;----- STATUS Bits -----------------------------------------------------
C EQU H'0000'
DC EQU H'0001'
Z EQU H'0002'
OV EQU H'0003'
N EQU H'0004'
;----- INTCON3 Bits -----------------------------------------------------
INT1IF EQU H'0000'
INT2IF EQU H'0001'
INT1IE EQU H'0003'
INT2IE EQU H'0004'
INT1IP EQU H'0006'
INT2IP EQU H'0007'
INT1F EQU H'0000'
INT2F EQU H'0001'
INT1E EQU H'0003'
INT2E EQU H'0004'
INT1P EQU H'0006'
INT2P EQU H'0007'
;----- INTCON2 Bits -----------------------------------------------------
RBIP EQU H'0000'
TMR0IP EQU H'0002'
INTEDG2 EQU H'0004'
INTEDG1 EQU H'0005'
INTEDG0 EQU H'0006'
NOT_RBPU EQU H'0007'
RBPU EQU H'0007'
;----- INTCON Bits -----------------------------------------------------
RBIF EQU H'0000'
INT0IF EQU H'0001'
TMR0IF EQU H'0002'
RBIE EQU H'0003'
INT0IE EQU H'0004'
TMR0IE EQU H'0005'
PEIE_GIEL EQU H'0006'
GIE_GIEH EQU H'0007'
INT0F EQU H'0001'
T0IF EQU H'0002'
INT0E EQU H'0004'
T0IE EQU H'0005'
PEIE EQU H'0006'
GIE EQU H'0007'
GIEL EQU H'0006'
GIEH EQU H'0007'
;----- STKPTR Bits -----------------------------------------------------
STKUNF EQU H'0006'
STKFUL EQU H'0007'
STKPTR0 EQU H'0000'
STKPTR1 EQU H'0001'
STKPTR2 EQU H'0002'
STKPTR3 EQU H'0003'
STKPTR4 EQU H'0004'
STKOVF EQU H'0007'
SP0 EQU H'0000'
SP1 EQU H'0001'
SP2 EQU H'0002'
SP3 EQU H'0003'
SP4 EQU H'0004'
;==========================================================================
;
; RAM Definitions
;
;==========================================================================
__MAXRAM H'0FFF'
__BADRAM H'0F85'-H'0F88'
__BADRAM H'0F8E'-H'0F91'
__BADRAM H'0F97'-H'0F9A'
__BADRAM H'0FB5'
__BADRAM H'0FD4'
;==========================================================================
;
; IMPORTANT: For the PIC18 devices, the __CONFIG directive has been
; superseded by the CONFIG directive. The following settings
; are available for this device.
;
; Oscillator Selection bits:
; FOSC = LP LP oscillator
; FOSC = XT XT oscillator
; FOSC = HSHP HS oscillator (high power > 16 MHz)
; FOSC = HSMP HS oscillator (medium power 4-16 MHz)
; FOSC = ECHP EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)
; FOSC = ECHPIO6 EC oscillator (high power, >16 MHz)
; FOSC = RC External RC oscillator, CLKOUT function on OSC2
; FOSC = RCIO6 External RC oscillator
; FOSC = INTIO67 Internal oscillator block
; FOSC = INTIO7 Internal oscillator block, CLKOUT function on OSC2
; FOSC = ECMP EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)
; FOSC = ECMPIO6 EC oscillator (medium power, 500 kHz-16 MHz)
; FOSC = ECLP EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)
; FOSC = ECLPIO6 EC oscillator (low power, <500 kHz)
;
; 4X PLL Enable:
; PLLCFG = OFF Oscillator used directly
; PLLCFG = ON Oscillator multiplied by 4
;
; Primary clock enable bit:
; PRICLKEN = OFF Primary clock can be disabled by software
; PRICLKEN = ON Primary clock is always enabled
;
; Fail-Safe Clock Monitor Enable bit:
; FCMEN = OFF Fail-Safe Clock Monitor disabled
; FCMEN = ON Fail-Safe Clock Monitor enabled
;
; Internal/External Oscillator Switchover bit:
; IESO = OFF Oscillator Switchover mode disabled
; IESO = ON Oscillator Switchover mode enabled
;
; Power-up Timer Enable bit:
; PWRTEN = ON Power up timer enabled
; PWRTEN = OFF Power up timer disabled
;
; Brown-out Reset Enable bits:
; BOREN = OFF Brown-out Reset disabled in hardware and software
; BOREN = ON Brown-out Reset enabled and controlled by software (SBOREN is enabled)
; BOREN = NOSLP Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)
; BOREN = SBORDIS Brown-out Reset enabled in hardware only (SBOREN is disabled)
;
; Brown Out Reset Voltage bits:
; BORV = 285 VBOR set to 2.85 V nominal
; BORV = 250 VBOR set to 2.50 V nominal
; BORV = 220 VBOR set to 2.20 V nominal
; BORV = 190 VBOR set to 1.90 V nominal
;
; Watchdog Timer Enable bits:
; WDTEN = OFF Watch dog timer is always disabled. SWDTEN has no effect.
; WDTEN = NOSLP WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect
; WDTEN = SWON WDT is controlled by SWDTEN bit of the WDTCON register
; WDTEN = ON WDT is always enabled. SWDTEN bit has no effect
;
; Watchdog Timer Postscale Select bits:
; WDTPS = 1 1:1
; WDTPS = 2 1:2
; WDTPS = 4 1:4
; WDTPS = 8 1:8
; WDTPS = 16 1:16
; WDTPS = 32 1:32
; WDTPS = 64 1:64
; WDTPS = 128 1:128
; WDTPS = 256 1:256
; WDTPS = 512 1:512
; WDTPS = 1024 1:1024
; WDTPS = 2048 1:2048
; WDTPS = 4096 1:4096
; WDTPS = 8192 1:8192
; WDTPS = 16384 1:16384
; WDTPS = 32768 1:32768
;
; CCP2 MUX bit:
; CCP2MX = PORTB3 CCP2 input/output is multiplexed with RB3
; CCP2MX = PORTC1 CCP2 input/output is multiplexed with RC1
;
; PORTB A/D Enable bit:
; PBADEN = OFF PORTB<5:0> pins are configured as digital I/O on Reset
; PBADEN = ON PORTB<5:0> pins are configured as analog input channels on Reset
;
; P3A/CCP3 Mux bit:
; CCP3MX = PORTE0 P3A/CCP3 input/output is mulitplexed with RE0
; CCP3MX = PORTB5 P3A/CCP3 input/output is multiplexed with RB5
;
; HFINTOSC Fast Start-up:
; HFOFST = OFF HFINTOSC output and ready status are delayed by the oscillator stable status
; HFOFST = ON HFINTOSC output and ready status are not delayed by the oscillator stable status
;
; Timer3 Clock input mux bit:
; T3CMX = PORTB5 T3CKI is on RB5
; T3CMX = PORTC0 T3CKI is on RC0
;
; ECCP2 B output mux bit:
; P2BMX = PORTC0 P2B is on RC0
; P2BMX = PORTD2 P2B is on RD2
;
; MCLR Pin Enable bit:
; MCLRE = INTMCLR RE3 input pin enabled; MCLR disabled
; MCLRE = EXTMCLR MCLR pin enabled, RE3 input pin disabled
;
; Stack Full/Underflow Reset Enable bit:
; STVREN = OFF Stack full/underflow will not cause Reset
; STVREN = ON Stack full/underflow will cause Reset
;
; Single-Supply ICSP Enable bit:
; LVP = OFF Single-Supply ICSP disabled
; LVP = ON Single-Supply ICSP enabled if MCLRE is also 1
;
; Extended Instruction Set Enable bit:
; XINST = OFF Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
; XINST = ON Instruction set extension and Indexed Addressing mode enabled
;
; Background Debug:
; DEBUG = ON Enabled
; DEBUG = OFF Disabled
;
; Code Protection Block 0:
; CP0 = ON Block 0 (000800-003FFFh) code-protected
; CP0 = OFF Block 0 (000800-003FFFh) not code-protected
;
; Code Protection Block 1:
; CP1 = ON Block 1 (004000-007FFFh) code-protected
; CP1 = OFF Block 1 (004000-007FFFh) not code-protected
;
; Code Protection Block 2:
; CP2 = ON Block 2 (008000-00BFFFh) code-protected
; CP2 = OFF Block 2 (008000-00BFFFh) not code-protected
;
; Code Protection Block 3:
; CP3 = ON Block 3 (00C000-00FFFFh) code-protected
; CP3 = OFF Block 3 (00C000-00FFFFh) not code-protected
;
; Boot Block Code Protection bit:
; CPB = ON Boot block (000000-0007FFh) code-protected
; CPB = OFF Boot block (000000-0007FFh) not code-protected
;
; Data EEPROM Code Protection bit:
; CPD = ON Data EEPROM code-protected
; CPD = OFF Data EEPROM not code-protected
;
; Write Protection Block 0:
; WRT0 = ON Block 0 (000800-003FFFh) write-protected
; WRT0 = OFF Block 0 (000800-003FFFh) not write-protected
;
; Write Protection Block 1:
; WRT1 = ON Block 1 (004000-007FFFh) write-protected
; WRT1 = OFF Block 1 (004000-007FFFh) not write-protected
;
; Write Protection Block 2:
; WRT2 = ON Block 2 (008000-00BFFFh) write-protected
; WRT2 = OFF Block 2 (008000-00BFFFh) not write-protected
;
; Write Protection Block 3:
; WRT3 = ON Block 3 (00C000-00FFFFh) write-protected
; WRT3 = OFF Block 3 (00C000-00FFFFh) not write-protected
;
; Configuration Register Write Protection bit:
; WRTC = ON Configuration registers (300000-3000FFh) write-protected
; WRTC = OFF Configuration registers (300000-3000FFh) not write-protected
;
; Boot Block Write Protection bit:
; WRTB = ON Boot Block (000000-0007FFh) write-protected
; WRTB = OFF Boot Block (000000-0007FFh) not write-protected
;
; Data EEPROM Write Protection bit:
; WRTD = ON Data EEPROM write-protected
; WRTD = OFF Data EEPROM not write-protected
;
; Table Read Protection Block 0:
; EBTR0 = ON Block 0 (000800-003FFFh) protected from table reads executed in other blocks
; EBTR0 = OFF Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
;
; Table Read Protection Block 1:
; EBTR1 = ON Block 1 (004000-007FFFh) protected from table reads executed in other blocks
; EBTR1 = OFF Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
;
; Table Read Protection Block 2:
; EBTR2 = ON Block 2 (008000-00BFFFh) protected from table reads executed in other blocks
; EBTR2 = OFF Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
;
; Table Read Protection Block 3:
; EBTR3 = ON Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks
; EBTR3 = OFF Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
;
; Boot Block Table Read Protection bit:
; EBTRB = ON Boot Block (000000-0007FFh) protected from table reads executed in other blocks
; EBTRB = OFF Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
;
;==========================================================================
;==========================================================================
;
; Configuration Bits
;
; NAME Address
; CONFIG1H 300001h
; CONFIG2L 300002h
; CONFIG2H 300003h
; CONFIG3H 300005h
; CONFIG4L 300006h
; CONFIG5L 300008h
; CONFIG5H 300009h
; CONFIG6L 30000Ah
; CONFIG6H 30000Bh
; CONFIG7L 30000Ch
; CONFIG7H 30000Dh
;
;==========================================================================
; The following is an assignment of address values for all of the
; configuration registers for the purpose of table reads
_CONFIG1H EQU H'300001'
_CONFIG2L EQU H'300002'
_CONFIG2H EQU H'300003'
_CONFIG3H EQU H'300005'
_CONFIG4L EQU H'300006'
_CONFIG5L EQU H'300008'
_CONFIG5H EQU H'300009'
_CONFIG6L EQU H'30000A'
_CONFIG6H EQU H'30000B'
_CONFIG7L EQU H'30000C'
_CONFIG7H EQU H'30000D'
;----- CONFIG1H Options --------------------------------------------------
_FOSC_LP_1H EQU H'F0' ; LP oscillator
_FOSC_XT_1H EQU H'F1' ; XT oscillator
_FOSC_HSHP_1H EQU H'F2' ; HS oscillator (high power > 16 MHz)
_FOSC_HSMP_1H EQU H'F3' ; HS oscillator (medium power 4-16 MHz)
_FOSC_ECHP_1H EQU H'F4' ; EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)
_FOSC_ECHPIO6_1H EQU H'F5' ; EC oscillator (high power, >16 MHz)
_FOSC_RC_1H EQU H'F6' ; External RC oscillator, CLKOUT function on OSC2
_FOSC_RCIO6_1H EQU H'F7' ; External RC oscillator
_FOSC_INTIO67_1H EQU H'F8' ; Internal oscillator block
_FOSC_INTIO7_1H EQU H'F9' ; Internal oscillator block, CLKOUT function on OSC2
_FOSC_ECMP_1H EQU H'FA' ; EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)
_FOSC_ECMPIO6_1H EQU H'FB' ; EC oscillator (medium power, 500 kHz-16 MHz)
_FOSC_ECLP_1H EQU H'FC' ; EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)
_FOSC_ECLPIO6_1H EQU H'FD' ; EC oscillator (low power, <500 kHz)
_PLLCFG_OFF_1H EQU H'EF' ; Oscillator used directly
_PLLCFG_ON_1H EQU H'FF' ; Oscillator multiplied by 4
_PRICLKEN_OFF_1H EQU H'DF' ; Primary clock can be disabled by software
_PRICLKEN_ON_1H EQU H'FF' ; Primary clock is always enabled
_FCMEN_OFF_1H EQU H'BF' ; Fail-Safe Clock Monitor disabled
_FCMEN_ON_1H EQU H'FF' ; Fail-Safe Clock Monitor enabled
_IESO_OFF_1H EQU H'7F' ; Oscillator Switchover mode disabled
_IESO_ON_1H EQU H'FF' ; Oscillator Switchover mode enabled
;----- CONFIG2L Options --------------------------------------------------
_PWRTEN_ON_2L EQU H'FE' ; Power up timer enabled
_PWRTEN_OFF_2L EQU H'FF' ; Power up timer disabled
_BOREN_OFF_2L EQU H'F9' ; Brown-out Reset disabled in hardware and software
_BOREN_ON_2L EQU H'FB' ; Brown-out Reset enabled and controlled by software (SBOREN is enabled)
_BOREN_NOSLP_2L EQU H'FD' ; Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)
_BOREN_SBORDIS_2L EQU H'FF' ; Brown-out Reset enabled in hardware only (SBOREN is disabled)
_BORV_285_2L EQU H'E7' ; VBOR set to 2.85 V nominal
_BORV_250_2L EQU H'EF' ; VBOR set to 2.50 V nominal
_BORV_220_2L EQU H'F7' ; VBOR set to 2.20 V nominal
_BORV_190_2L EQU H'FF' ; VBOR set to 1.90 V nominal
;----- CONFIG2H Options --------------------------------------------------
_WDTEN_OFF_2H EQU H'FC' ; Watch dog timer is always disabled. SWDTEN has no effect.
_WDTEN_NOSLP_2H EQU H'FD' ; WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect
_WDTEN_SWON_2H EQU H'FE' ; WDT is controlled by SWDTEN bit of the WDTCON register
_WDTEN_ON_2H EQU H'FF' ; WDT is always enabled. SWDTEN bit has no effect
_WDTPS_1_2H EQU H'C3' ; 1:1
_WDTPS_2_2H EQU H'C7' ; 1:2
_WDTPS_4_2H EQU H'CB' ; 1:4
_WDTPS_8_2H EQU H'CF' ; 1:8
_WDTPS_16_2H EQU H'D3' ; 1:16
_WDTPS_32_2H EQU H'D7' ; 1:32
_WDTPS_64_2H EQU H'DB' ; 1:64
_WDTPS_128_2H EQU H'DF' ; 1:128
_WDTPS_256_2H EQU H'E3' ; 1:256
_WDTPS_512_2H EQU H'E7' ; 1:512
_WDTPS_1024_2H EQU H'EB' ; 1:1024
_WDTPS_2048_2H EQU H'EF' ; 1:2048
_WDTPS_4096_2H EQU H'F3' ; 1:4096
_WDTPS_8192_2H EQU H'F7' ; 1:8192
_WDTPS_16384_2H EQU H'FB' ; 1:16384
_WDTPS_32768_2H EQU H'FF' ; 1:32768
;----- CONFIG3H Options --------------------------------------------------
_CCP2MX_PORTB3_3H EQU H'FE' ; CCP2 input/output is multiplexed with RB3
_CCP2MX_PORTC1_3H EQU H'FF' ; CCP2 input/output is multiplexed with RC1
_PBADEN_OFF_3H EQU H'FD' ; PORTB<5:0> pins are configured as digital I/O on Reset
_PBADEN_ON_3H EQU H'FF' ; PORTB<5:0> pins are configured as analog input channels on Reset
_CCP3MX_PORTE0_3H EQU H'FB' ; P3A/CCP3 input/output is mulitplexed with RE0
_CCP3MX_PORTB5_3H EQU H'FF' ; P3A/CCP3 input/output is multiplexed with RB5
_HFOFST_OFF_3H EQU H'F7' ; HFINTOSC output and ready status are delayed by the oscillator stable status
_HFOFST_ON_3H EQU H'FF' ; HFINTOSC output and ready status are not delayed by the oscillator stable status
_T3CMX_PORTB5_3H EQU H'EF' ; T3CKI is on RB5
_T3CMX_PORTC0_3H EQU H'FF' ; T3CKI is on RC0
_P2BMX_PORTC0_3H EQU H'DF' ; P2B is on RC0
_P2BMX_PORTD2_3H EQU H'FF' ; P2B is on RD2
_MCLRE_INTMCLR_3H EQU H'7F' ; RE3 input pin enabled; MCLR disabled
_MCLRE_EXTMCLR_3H EQU H'FF' ; MCLR pin enabled, RE3 input pin disabled
;----- CONFIG4L Options --------------------------------------------------
_STVREN_OFF_4L EQU H'FE' ; Stack full/underflow will not cause Reset
_STVREN_ON_4L EQU H'FF' ; Stack full/underflow will cause Reset
_LVP_OFF_4L EQU H'FB' ; Single-Supply ICSP disabled
_LVP_ON_4L EQU H'FF' ; Single-Supply ICSP enabled if MCLRE is also 1
_XINST_OFF_4L EQU H'BF' ; Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
_XINST_ON_4L EQU H'FF' ; Instruction set extension and Indexed Addressing mode enabled
_DEBUG_ON_4L EQU H'7F' ; Enabled
_DEBUG_OFF_4L EQU H'FF' ; Disabled
;----- CONFIG5L Options --------------------------------------------------
_CP0_ON_5L EQU H'FE' ; Block 0 (000800-003FFFh) code-protected
_CP0_OFF_5L EQU H'FF' ; Block 0 (000800-003FFFh) not code-protected
_CP1_ON_5L EQU H'FD' ; Block 1 (004000-007FFFh) code-protected
_CP1_OFF_5L EQU H'FF' ; Block 1 (004000-007FFFh) not code-protected
_CP2_ON_5L EQU H'FB' ; Block 2 (008000-00BFFFh) code-protected
_CP2_OFF_5L EQU H'FF' ; Block 2 (008000-00BFFFh) not code-protected
_CP3_ON_5L EQU H'F7' ; Block 3 (00C000-00FFFFh) code-protected
_CP3_OFF_5L EQU H'FF' ; Block 3 (00C000-00FFFFh) not code-protected
;----- CONFIG5H Options --------------------------------------------------
_CPB_ON_5H EQU H'BF' ; Boot block (000000-0007FFh) code-protected
_CPB_OFF_5H EQU H'FF' ; Boot block (000000-0007FFh) not code-protected
_CPD_ON_5H EQU H'7F' ; Data EEPROM code-protected
_CPD_OFF_5H EQU H'FF' ; Data EEPROM not code-protected
;----- CONFIG6L Options --------------------------------------------------
_WRT0_ON_6L EQU H'FE' ; Block 0 (000800-003FFFh) write-protected
_WRT0_OFF_6L EQU H'FF' ; Block 0 (000800-003FFFh) not write-protected
_WRT1_ON_6L EQU H'FD' ; Block 1 (004000-007FFFh) write-protected
_WRT1_OFF_6L EQU H'FF' ; Block 1 (004000-007FFFh) not write-protected
_WRT2_ON_6L EQU H'FB' ; Block 2 (008000-00BFFFh) write-protected
_WRT2_OFF_6L EQU H'FF' ; Block 2 (008000-00BFFFh) not write-protected
_WRT3_ON_6L EQU H'F7' ; Block 3 (00C000-00FFFFh) write-protected
_WRT3_OFF_6L EQU H'FF' ; Block 3 (00C000-00FFFFh) not write-protected
;----- CONFIG6H Options --------------------------------------------------
_WRTC_ON_6H EQU H'DF' ; Configuration registers (300000-3000FFh) write-protected
_WRTC_OFF_6H EQU H'FF' ; Configuration registers (300000-3000FFh) not write-protected
_WRTB_ON_6H EQU H'BF' ; Boot Block (000000-0007FFh) write-protected
_WRTB_OFF_6H EQU H'FF' ; Boot Block (000000-0007FFh) not write-protected
_WRTD_ON_6H EQU H'7F' ; Data EEPROM write-protected
_WRTD_OFF_6H EQU H'FF' ; Data EEPROM not write-protected
;----- CONFIG7L Options --------------------------------------------------
_EBTR0_ON_7L EQU H'FE' ; Block 0 (000800-003FFFh) protected from table reads executed in other blocks
_EBTR0_OFF_7L EQU H'FF' ; Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
_EBTR1_ON_7L EQU H'FD' ; Block 1 (004000-007FFFh) protected from table reads executed in other blocks
_EBTR1_OFF_7L EQU H'FF' ; Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
_EBTR2_ON_7L EQU H'FB' ; Block 2 (008000-00BFFFh) protected from table reads executed in other blocks
_EBTR2_OFF_7L EQU H'FF' ; Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
_EBTR3_ON_7L EQU H'F7' ; Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks
_EBTR3_OFF_7L EQU H'FF' ; Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
;----- CONFIG7H Options --------------------------------------------------
_EBTRB_ON_7H EQU H'BF' ; Boot Block (000000-0007FFh) protected from table reads executed in other blocks
_EBTRB_OFF_7H EQU H'FF' ; Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
;----- DEVID Equates --------------------------------------------------
_DEVID1 EQU H'3FFFFE'
_DEVID2 EQU H'3FFFFF'
;----- IDLOC Equates --------------------------------------------------
_IDLOC0 EQU H'200000'
_IDLOC1 EQU H'200001'
_IDLOC2 EQU H'200002'
_IDLOC3 EQU H'200003'
_IDLOC4 EQU H'200004'
_IDLOC5 EQU H'200005'
_IDLOC6 EQU H'200006'
_IDLOC7 EQU H'200007'
LIST
|