/usr/lib/erlang/erts-7.3/include/internal/sparc32/ethr_membar.h is in erlang-dev 1:18.3-dfsg-1ubuntu3.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 | /*
* %CopyrightBegin%
*
* Copyright Ericsson AB 2011. All Rights Reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* %CopyrightEnd%
*/
/*
* Description: Memory barriers for sparc-v9
* Author: Rickard Green
*/
#ifndef ETHR_SPARC_V9_MEMBAR_H__
#define ETHR_SPARC_V9_MEMBAR_H__
#if defined(ETHR_SPARC_TSO)
/* --- Total Store Order ------------------------------------------------ */
#define ETHR_LoadLoad 0
#define ETHR_LoadStore 0
#define ETHR_StoreLoad 1
#define ETHR_StoreStore 0
static __inline__ void
ethr_cb__(void)
{
__asm__ __volatile__ ("" : : : "memory");
}
static __inline__ void
ethr_StoreLoad__(void)
{
__asm__ __volatile__ ("membar #StoreLoad\n\t" : : : "memory");
}
#define ETHR_MEMBAR(B) \
ETHR_CHOOSE_EXPR((B), ethr_StoreLoad__(), ethr_cb__())
#elif defined(ETHR_SPARC_PSO)
/* --- Partial Store Order ---------------------------------------------- */
#define ETHR_LoadLoad 0
#define ETHR_LoadStore 0
#define ETHR_StoreLoad (1 << 0)
#define ETHR_StoreStore (1 << 1)
static __inline__ void
ethr_cb__(void)
{
__asm__ __volatile__ ("" : : : "memory");
}
static __inline__ void
ethr_StoreLoad__(void)
{
__asm__ __volatile__ ("membar #StoreLoad\n\t" : : : "memory");
}
static __inline__ void
ethr_StoreStore__(void)
{
__asm__ __volatile__ ("membar #StoreStore\n\t" : : : "memory");
}
static __inline__ void
ethr_StoreLoad_StoreStore__(void)
{
__asm__ __volatile__ ("membar #StoreLoad|StoreStore\n\t" : : : "memory");
}
#define ETHR_MEMBAR(B) \
ETHR_CHOOSE_EXPR( \
(B) == ETHR_StoreLoad, \
ethr_StoreLoad__(), \
ETHR_CHOOSE_EXPR( \
(B) == ETHR_StoreStore, \
ethr_StoreStore__(), \
ETHR_CHOOSE_EXPR( \
(B) == (ETHR_StoreLoad|ETHR_StoreStore), \
ethr_StoreLoad_StoreStore__(), \
ethr_cb__())))
#elif defined(ETHR_SPARC_RMO)
/* --- Relaxed Memory Order --------------------------------------------- */
# define ETHR_LoadLoad #LoadLoad
# define ETHR_LoadStore #LoadStore
# define ETHR_StoreLoad #StoreLoad
# define ETHR_StoreStore #StoreStore
# define ETHR_MEMBAR_AUX__(B) \
__asm__ __volatile__("membar " #B "\n\t" : : : "memory")
# define ETHR_MEMBAR(B) ETHR_MEMBAR_AUX__(B)
#else
# error "No memory order defined"
#endif
#endif
|