/usr/share/gputils/header/p12ce674.inc is in gputils-common 1.4.0-0.1.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 | LIST
;==========================================================================
; Build date : Aug 07 2014
; MPASM PIC12CE674 processor include
;
; (c) Copyright 1999-2014 Microchip Technology, All rights reserved
;==========================================================================
NOLIST
;==========================================================================
; This header file defines configurations, registers, and other useful
; bits of information for the PIC12CE674 microcontroller. These names
; are taken to match the data sheets as closely as possible.
;
; Note that the processor must be selected before this file is included.
; The processor may be selected the following ways:
;
; 1. Command line switch:
; C:\MPASM MYFILE.ASM /PIC12CE674
; 2. LIST directive in the source file
; LIST P=PIC12CE674
; 3. Processor Type entry in the MPASM full-screen interface
; 4. Setting the processor in the MPLAB Project Dialog
;==========================================================================
;==========================================================================
;
; Verify Processor
;
;==========================================================================
IFNDEF __12CE674
MESSG "Processor-header file mismatch. Verify selected processor."
ENDIF
;==========================================================================
;
; Register Definitions
;
;==========================================================================
W EQU H'0000'
F EQU H'0001'
;----- Register Files -----------------------------------------------------
;-----Bank0------------------
INDF EQU H'0000'
TMR0 EQU H'0001'
PCL EQU H'0002'
STATUS EQU H'0003'
FSR EQU H'0004'
GPIO EQU H'0005'
PCLATH EQU H'000A'
INTCON EQU H'000B'
PIR1 EQU H'000C'
ADRES EQU H'001E'
ADCON0 EQU H'001F'
;-----Bank1------------------
OPTION_REG EQU H'0081'
; TRIS is a reserved word
; TRIS EQU H'0085'
TRISIO EQU H'0085'
PIE1 EQU H'008C'
PCON EQU H'008E'
OSCCAL EQU H'008F'
ADCON1 EQU H'009F'
;----- STATUS Bits -----------------------------------------------------
C EQU H'0000'
DC EQU H'0001'
Z EQU H'0002'
NOT_PD EQU H'0003'
NOT_TO EQU H'0004'
IRP EQU H'0007'
RP0 EQU H'0005'
RP1 EQU H'0006'
;----- GPIO Bits -----------------------------------------------------
GP0 EQU H'0000'
GP1 EQU H'0001'
GP2 EQU H'0002'
GP3 EQU H'0003'
GP4 EQU H'0004'
GP5 EQU H'0005'
SDA EQU H'0006'
SCL EQU H'0007'
;----- INTCON Bits -----------------------------------------------------
GPIF EQU H'0000'
INTF EQU H'0001'
T0IF EQU H'0002'
GPIE EQU H'0003'
INTE EQU H'0004'
T0IE EQU H'0005'
PEIE EQU H'0006'
GIE EQU H'0007'
;----- PIR1 Bits -----------------------------------------------------
ADIF EQU H'0006'
;----- ADCON0 Bits -----------------------------------------------------
ADON EQU H'0000'
GO_NOT_DONE EQU H'0002'
GO_DONE EQU H'0002'
CHS0 EQU H'0003'
CHS1 EQU H'0004'
ADCS0 EQU H'0006'
ADCS1 EQU H'0007'
NOT_DONE EQU H'0002'
GO EQU H'0002'
;----- OPTION_REG Bits -----------------------------------------------------
PSA EQU H'0003'
T0SE EQU H'0004'
T0CS EQU H'0005'
INTEDG EQU H'0006'
NOT_GPPU EQU H'0007'
PS0 EQU H'0000'
PS1 EQU H'0001'
PS2 EQU H'0002'
;----- TRIS Bits -----------------------------------------------------
TRIS0 EQU H'0000'
TRIS1 EQU H'0001'
TRIS2 EQU H'0002'
TRIS3 EQU H'0003'
TRIS4 EQU H'0004'
TRIS5 EQU H'0005'
;----- TRISIO Bits -----------------------------------------------------
TRIS0 EQU H'0000'
TRIS1 EQU H'0001'
TRIS2 EQU H'0002'
TRIS3 EQU H'0003'
TRIS4 EQU H'0004'
TRIS5 EQU H'0005'
;----- PIE1 Bits -----------------------------------------------------
ADIE EQU H'0006'
;----- PCON Bits -----------------------------------------------------
NOT_POR EQU H'0001'
;----- OSCCAL Bits -----------------------------------------------------
CALSLW EQU H'0002'
CALFST EQU H'0003'
CAL0 EQU H'0004'
CAL1 EQU H'0005'
CAL2 EQU H'0006'
CAL3 EQU H'0007'
;----- ADCON1 Bits -----------------------------------------------------
PCFG0 EQU H'0000'
PCFG1 EQU H'0001'
PCFG2 EQU H'0002'
;==========================================================================
;
; RAM Definitions
;
;==========================================================================
__MAXRAM H'00FF'
__BADRAM H'0006'-H'0009'
__BADRAM H'000D'-H'001D'
__BADRAM H'0086'-H'0089'
__BADRAM H'008D'
__BADRAM H'0090'-H'009E'
__BADRAM H'00C0'-H'00EF'
;==========================================================================
;
; Configuration Bits
;
; NAME Address
; CONFIG 2007h
;
;==========================================================================
; The following is an assignment of address values for all of the
; configuration registers for the purpose of table reads
_CONFIG EQU H'2007'
;----- CONFIG Options --------------------------------------------------
_FOSC_LP EQU H'3FF8' ; LP oscillator
_LP_OSC EQU H'3FF8' ; LP oscillator
_FOSC_XT EQU H'3FF9' ; XT oscillator
_XT_OSC EQU H'3FF9' ; XT oscillator
_FOSC_HS EQU H'3FFA' ; HS oscillator
_HS_OSC EQU H'3FFA' ; HS oscillator
_FOSC_INTRCIO EQU H'3FFC' ; INTRC, OSC2 is I/O
_INTRC_OSC_NOCLKOUT EQU H'3FFC' ; INTRC, OSC2 is I/O
_INTRC_OSC EQU H'3FFC' ; INTRC, OSC2 is I/O
_FOSC_INTRCCLK EQU H'3FFD' ; INTRC, Clockout on OSC2
_INTRC_OSC_CLKOUT EQU H'3FFD' ; INTRC, Clockout on OSC2
_FOSC_EXTRCIO EQU H'3FFE' ; EXTRC, OSC2 is I/O
_EXTRC_OSC_NOCLKOUT EQU H'3FFE' ; EXTRC, OSC2 is I/O
_EXTRC_OSC EQU H'3FFE' ; EXTRC, OSC2 is I/O
_FOSC_EXTRCCLK EQU H'3FFF' ; EXTRC, Clockout on OSC2
_EXTRC_OSC_CLKOUT EQU H'3FFF' ; EXTRC, Clockout on OSC2
_WDTE_OFF EQU H'3FF7' ; WDT disabled
_WDT_OFF EQU H'3FF7' ; WDT disabled
_WDTE_ON EQU H'3FFF' ; WDT enabled
_WDT_ON EQU H'3FFF' ; WDT enabled
_PWRTE_ON EQU H'3FEF' ; Enabled
_PWRTE_OFF EQU H'3FFF' ; Disabled
_CP_ALL EQU H'009F' ; All memory is code protected
_CP_75 EQU H'15BF' ; 0200h-07FEh code protected
_CP_50 EQU H'2ADF' ; 0400h-07FEh code protected
_CP_OFF EQU H'3FFF' ; code protection off
_MCLRE_OFF EQU H'3F7F' ; Master Clear disabled
_MCLRE_ON EQU H'3FFF' ; Master Clear enabled
;----- IDLOC Equates --------------------------------------------------
_IDLOC0 EQU H'2000'
_IDLOC1 EQU H'2001'
_IDLOC2 EQU H'2002'
_IDLOC3 EQU H'2003'
LIST
|