/usr/share/gputils/header/p18f6720.inc is in gputils-common 0.13.7-1.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 | LIST
; P18F6720.INC Standard Header File, Version .1 Microchip Technology, Inc.
NOLIST
; This header file defines configurations, registers, and other useful bits of
; information for the PIC18F6720 microcontroller. These names are taken to match
; the data sheets as closely as possible.
; Note that the processor must be selected before this file is
; included. The processor may be selected the following ways:
; 1. Command line switch:
; C:\ MPASM MYFILE.ASM /PIC18F6720
; 2. LIST directive in the source file
; LIST P=PIC18F6720
; 3. Processor Type entry in the MPASM full-screen interface
; 4. Setting the processor in the MPLAB Project Dialog
;==========================================================================
;
; Revision History
;
;==========================================================================
;Rev: Date: Details:
; 1.09 10/12/04 Added SPBRG, TXREG, TXSTA and RCSTA src
; 1.08 09/26/02 Include both names SWDTE and SWDTEN pas
; 1.07 11/16/2001 Changed CVREF_CVRCON => CVRSS, ADEN => ADDEN pas
; 1.06 10/23/01 Corrected CONFIG bits/registers, LVDCON bits tr/pas
; 1.05 10/08/01 Corrected names of T2CON and T4CON bits
; (TOUTPS3 => T2OUTPS3 and T4OUTPS3, etc.) pas
; 1.04 10/03/01 Changed T0CON bit 3 name from T0PS3 to PSA. pas
; 1.03 10/01/01 Added definitions of the CCP4, CCP5, TMR4, and
; USART2 registers (0x0F6B to 0x0F78); corrected names
; of INTCON3 bits (i.e., INT2P => INT2IP). pas Who:
; 1.02 09/18/01 Some bits have identical names in the data sheet;
; for instance, CCP2 in PORTB and CCP2 in PORTC.
; The assembler does not allow multiple definitions of
; the same name, however. So I postfixed these names
; with the name of the register to make them
; unique. (Now we have CCP2_PORTB and CCP2_PORTC). pas
; 1.01 09/14/01 Preliminary release tr
;==========================================================================
;
; Verify Processor
;
;==========================================================================
IFNDEF __18F6720
MESSG "Processor-header file mismatch. Verify selected processor."
ENDIF
;==========================================================================
; 18Fxxx Family EQUates
;==========================================================================
FSR0 EQU 0
FSR1 EQU 1
FSR2 EQU 2
FAST EQU 1
W EQU 0
A EQU 0
ACCESS EQU 0
BANKED EQU 1
;==========================================================================
;==========================================================================
; 16Cxxx/17Cxxx Substitutions
;==========================================================================
#define DDRA TRISA ; PIC17Cxxx SFR substitution
#define DDRB TRISB ; PIC17Cxxx SFR substitution
#define DDRC TRISC ; PIC17Cxxx SFR substitution
#define DDRD TRISD ; PIC17Cxxx SFR substitution
#define DDRE TRISE ; PIC17Cxxx SFR substitution
#define DDRF TRISF ; PIC17Cxxx SFR substitution
#define DDRG TRISG ; PIC17Cxxx SFR substitution
;==========================================================================
;
; Register Definitions
;
;==========================================================================
;----- Register Files -----------------------------------------------------
TOSU EQU H'0FFF'
TOSH EQU H'0FFE'
TOSL EQU H'0FFD'
STKPTR EQU H'0FFC'
PCLATU EQU H'0FFB'
PCLATH EQU H'0FFA'
PCL EQU H'0FF9'
TBLPTRU EQU H'0FF8'
TBLPTRH EQU H'0FF7'
TBLPTRL EQU H'0FF6'
TABLAT EQU H'0FF5'
PRODH EQU H'0FF4'
PRODL EQU H'0FF3'
INTCON EQU H'0FF2'
INTCON1 EQU H'0FF2'
INTCON2 EQU H'0FF1'
INTCON3 EQU H'0FF0'
INDF0 EQU H'0FEF'
POSTINC0 EQU H'0FEE'
POSTDEC0 EQU H'0FED'
PREINC0 EQU H'0FEC'
PLUSW0 EQU H'0FEB'
FSR0H EQU H'0FEA'
FSR0L EQU H'0FE9'
WREG EQU H'0FE8'
INDF1 EQU H'0FE7'
POSTINC1 EQU H'0FE6'
POSTDEC1 EQU H'0FE5'
PREINC1 EQU H'0FE4'
PLUSW1 EQU H'0FE3'
FSR1H EQU H'0FE2'
FSR1L EQU H'0FE1'
BSR EQU H'0FE0'
INDF2 EQU H'0FDF'
POSTINC2 EQU H'0FDE'
POSTDEC2 EQU H'0FDD'
PREINC2 EQU H'0FDC'
PLUSW2 EQU H'0FDB'
FSR2H EQU H'0FDA'
FSR2L EQU H'0FD9'
STATUS EQU H'0FD8'
TMR0H EQU H'0FD7'
TMR0L EQU H'0FD6'
T0CON EQU H'0FD5'
;RESERVED_0FD4 EQU H'0FD4'
OSCCON EQU H'0FD3'
LVDCON EQU H'0FD2'
WDTCON EQU H'0FD1'
RCON EQU H'0FD0'
TMR1H EQU H'0FCF'
TMR1L EQU H'0FCE'
T1CON EQU H'0FCD'
TMR2 EQU H'0FCC'
PR2 EQU H'0FCB'
T2CON EQU H'0FCA'
SSPBUF EQU H'0FC9'
SSPADD EQU H'0FC8'
SSPSTAT EQU H'0FC7'
SSPCON1 EQU H'0FC6'
SSPCON2 EQU H'0FC5'
ADRESH EQU H'0FC4'
ADRESL EQU H'0FC3'
ADCON0 EQU H'0FC2'
ADCON1 EQU H'0FC1'
ADCON2 EQU H'0FC0'
CCPR1H EQU H'0FBF'
CCPR1L EQU H'0FBE'
CCP1CON EQU H'0FBD'
CCPR2H EQU H'0FBC'
CCPR2L EQU H'0FBB'
CCP2CON EQU H'0FBA'
CCPR3H EQU H'0FB9'
CCPR3L EQU H'0FB8'
CCP3CON EQU H'0FB7'
;RESERVED_0FB6 EQU H'0FB6'
CVRCON EQU H'0FB5'
CMCON EQU H'0FB4'
TMR3H EQU H'0FB3'
TMR3L EQU H'0FB2'
T3CON EQU H'0FB1'
PSPCON EQU H'0FB0'
SPBRG EQU H'0FAF'
SPBRG1 EQU H'0FAF'
RCREG1 EQU H'0FAE'
TXREG EQU H'0FAD'
TXREG1 EQU H'0FAD'
TXSTA EQU H'0FAC'
TXSTA1 EQU H'0FAC'
RCSTA EQU H'0FAB'
RCSTA1 EQU H'0FAB'
EEADRH EQU H'0FAA'
EEADR EQU H'0FA9'
EEDATA EQU H'0FA8'
EECON2 EQU H'0FA7'
EECON1 EQU H'0FA6'
IPR3 EQU H'0FA5'
PIR3 EQU H'0FA4'
PIE3 EQU H'0FA3'
IPR2 EQU H'0FA2'
PIR2 EQU H'0FA1'
PIE2 EQU H'0FA0'
IPR1 EQU H'0F9F'
PIR1 EQU H'0F9E'
PIE1 EQU H'0F9D'
MEMCON EQU H'0F9C'
;RESERVED_0F9B EQU H'0F9B'
TRISG EQU H'0F98'
TRISF EQU H'0F97'
TRISE EQU H'0F96'
TRISD EQU H'0F95'
TRISC EQU H'0F94'
TRISB EQU H'0F93'
TRISA EQU H'0F92'
LATG EQU H'0F8F'
LATF EQU H'0F8E'
LATE EQU H'0F8D'
LATD EQU H'0F8C'
LATC EQU H'0F8B'
LATB EQU H'0F8A'
LATA EQU H'0F89'
PORTG EQU H'0F86'
PORTF EQU H'0F85'
PORTE EQU H'0F84'
PORTD EQU H'0F83'
PORTC EQU H'0F82'
PORTB EQU H'0F81'
PORTA EQU H'0F80'
TMR4 EQU H'0F78'
PR4 EQU H'0F77'
T4CON EQU H'0F76'
CCPR4H EQU H'0F75'
CCPR4L EQU H'0F74'
CCP4CON EQU H'0F73'
CCPR5H EQU H'0F72'
CCPR5L EQU H'0F71'
CCP5CON EQU H'0F70'
SPBRG2 EQU H'0F6F'
RCREG2 EQU H'0F6E'
TXREG2 EQU H'0F6D'
TXSTA2 EQU H'0F6C'
RCSTA2 EQU H'0F6B'
;----- STKPTR Bits --------------------------------------------------------
STKOVF EQU H'0007'
STKUNF EQU H'0006'
;----- INTCON Bits --------------------------------------------------------
GIE EQU H'0007'
GIEH EQU H'0007'
PEIE EQU H'0006'
GIEL EQU H'0006'
TMR0IE EQU H'0005'
T0IE EQU H'0005' ; For backward compatibility
INT0IE EQU H'0004'
INT0E EQU H'0004' ; For backward compatibility
RBIE EQU H'0003'
TMR0IF EQU H'0002'
T0IF EQU H'0002' ; For backward compatibility
INT0IF EQU H'0001'
INT0F EQU H'0001' ; For backward compatibility
RBIF EQU H'0000'
;----- INTCON2 Bits --------------------------------------------------------
NOT_RBPU EQU H'0007'
RBPU EQU H'0007'
INTEDG0 EQU H'0006'
INTEDG1 EQU H'0005'
INTEDG2 EQU H'0004'
INTEDG3 EQU H'0003'
TMR0IP EQU H'0002'
T0IP EQU H'0002' ; For compatibility with T0IE and T0IF
INT3P EQU H'0001'
RBIP EQU H'0000'
;----- INTCON3 Bits --------------------------------------------------------
INT2IP EQU H'0007'
INT1IP EQU H'0006'
INT3IE EQU H'0005'
INT2IE EQU H'0004'
INT1IE EQU H'0003'
INT3IF EQU H'0002'
INT2IF EQU H'0001'
INT1IF EQU H'0000'
;----- STATUS Bits --------------------------------------------------------
N EQU H'0004'
OV EQU H'0003'
Z EQU H'0002'
DC EQU H'0001'
C EQU H'0000'
;----- T0CON Bits ---------------------------------------------------------
TMR0ON EQU H'0007'
T08BIT EQU H'0006'
T0CS EQU H'0005'
T0SE EQU H'0004'
PSA EQU H'0003'
T0PS2 EQU H'0002'
T0PS1 EQU H'0001'
T0PS0 EQU H'0000'
;----- OSCCON Bits ---------------------------------------------------------
SCS EQU H'0000'
;----- LVDCON Bits ---------------------------------------------------------
IRVST EQU H'0005'
LVDEN EQU H'0004'
LVDL3 EQU H'0003'
LVDL2 EQU H'0002'
LVDL1 EQU H'0001'
LVDL0 EQU H'0000'
;----- WDTCON Bits ---------------------------------------------------------
SWDTE EQU H'0000'
SWDTEN EQU H'0000'
;----- RCON Bits -----------------------------------------------------------
IPEN EQU H'0007'
NOT_RI EQU H'0004'
RI EQU H'0004'
NOT_TO EQU H'0003'
TO EQU H'0003'
NOT_PD EQU H'0002'
PD EQU H'0002'
NOT_POR EQU H'0001'
POR EQU H'0001'
NOT_BOR EQU H'0000'
BOR EQU H'0000'
;----- T1CON Bits ---------------------------------------------------------
RD16 EQU H'0007'
T1CKPS1 EQU H'0005'
T1CKPS0 EQU H'0004'
T1OSCEN EQU H'0003'
NOT_T1SYNC EQU H'0002'
T1SYNC EQU H'0002'
T1INSYNC EQU H'0002' ; For backward compatibility
TMR1CS EQU H'0001'
TMR1ON EQU H'0000'
;----- T2CON Bits ---------------------------------------------------------
T2OUTPS3 EQU H'0006'
T2OUTPS2 EQU H'0005'
T2OUTPS1 EQU H'0004'
T2OUTPS0 EQU H'0003'
TMR2ON EQU H'0002'
T2CKPS1 EQU H'0001'
T2CKPS0 EQU H'0000'
;----- SSPSTAT Bits -------------------------------------------------------
SMP EQU H'0007'
CKE EQU H'0006'
D EQU H'0005'
I2C_DAT EQU H'0005'
NOT_A EQU H'0005'
NOT_ADDRESS EQU H'0005'
D_A EQU H'0005'
DATA_ADDRESS EQU H'0005'
P EQU H'0004'
I2C_STOP EQU H'0004'
S EQU H'0003'
I2C_START EQU H'0003'
R EQU H'0002'
I2C_READ EQU H'0002'
NOT_W EQU H'0002'
NOT_WRITE EQU H'0002'
R_W EQU H'0002'
READ_WRITE EQU H'0002'
UA EQU H'0001'
BF EQU H'0000'
;----- SSPCON1 Bits --------------------------------------------------------
WCOL EQU H'0007'
SSPOV EQU H'0006'
SSPEN EQU H'0005'
CKP EQU H'0004'
SSPM3 EQU H'0003'
SSPM2 EQU H'0002'
SSPM1 EQU H'0001'
SSPM0 EQU H'0000'
;----- SSPCON2 Bits --------------------------------------------------------
GCEN EQU H'0007'
ACKSTAT EQU H'0006'
ACKDT EQU H'0005'
ACKEN EQU H'0004'
RCEN EQU H'0003'
PEN EQU H'0002'
RSEN EQU H'0001'
SEN EQU H'0000'
;----- ADCON0 Bits --------------------------------------------------------
CHS3 EQU H'0005'
CHS2 EQU H'0004'
CHS1 EQU H'0003'
CHS0 EQU H'0002'
GO EQU H'0001'
NOT_DONE EQU H'0001'
DONE EQU H'0001'
GO_DONE EQU H'0001'
ADON EQU H'0000'
;----- ADCON1 Bits --------------------------------------------------------
VCFG1 EQU H'0005'
VCFG0 EQU H'0004'
PCFG3 EQU H'0003'
PCFG2 EQU H'0002'
PCFG1 EQU H'0001'
PCFG0 EQU H'0000'
;----- ADCON2 Bits --------------------------------------------------------
ADFM EQU H'0007'
ADCS2 EQU H'0002'
ADCS1 EQU H'0001'
ADCS0 EQU H'0000'
;----- CCP1CON Bits -------------------------------------------------------
DCCP1X EQU H'0005'
CCP1X EQU H'0005' ; For backward compatibility
DCCP1Y EQU H'0004'
CCP1Y EQU H'0004' ; For backward compatibility
CCP1M3 EQU H'0003'
CCP1M2 EQU H'0002'
CCP1M1 EQU H'0001'
CCP1M0 EQU H'0000'
;----- CCP2CON Bits -------------------------------------------------------
DCCP2X EQU H'0005'
CCP2X EQU H'0005' ; For backward compatibility
DCCP2Y EQU H'0004'
CCP2Y EQU H'0004' ; For backward compatibility
CCP2M3 EQU H'0003'
CCP2M2 EQU H'0002'
CCP2M1 EQU H'0001'
CCP2M0 EQU H'0000'
;----- CCP3CON Bits -------------------------------------------------------
DCCP3X EQU H'0005'
DCCP3Y EQU H'0004'
CCP3M3 EQU H'0003'
CCP3M2 EQU H'0002'
CCP3M1 EQU H'0001'
CCP3M0 EQU H'0000'
;----- CCP4CON Bits -------------------------------------------------------
DCCP4X EQU H'0005'
DCCP4Y EQU H'0004'
CCP4M3 EQU H'0003'
CCP4M2 EQU H'0002'
CCP4M1 EQU H'0001'
CCP4M0 EQU H'0000'
;----- CCP5CON Bits -------------------------------------------------------
DCCP5X EQU H'0005'
DCCP5Y EQU H'0004'
CCP5M3 EQU H'0003'
CCP5M2 EQU H'0002'
CCP5M1 EQU H'0001'
CCP5M0 EQU H'0000'
;----- CVRCON Bits --------------------------------------------------------
CVREN EQU H'0007'
CVROE EQU H'0006'
CVRR EQU H'0005'
CVRSS EQU H'0004'
CVR3 EQU H'0003'
CVR2 EQU H'0002'
CVR1 EQU H'0001'
CVR0 EQU H'0000'
;----- CMCON Bits ---------------------------------------------------------
C2OUT_CMCON EQU H'0007'
C1OUT_CMCON EQU H'0006'
C2INV EQU H'0005'
C1INV EQU H'0004'
CIS EQU H'0003'
CM2 EQU H'0002'
CM1 EQU H'0001'
CM0 EQU H'0000'
;----- T3CON Bits ---------------------------------------------------------
RD16 EQU H'0007'
T3CCP2 EQU H'0006'
T3CKPS1 EQU H'0005'
T3CKPS0 EQU H'0004'
T3CCP1 EQU H'0003'
NOT_T3SYNC EQU H'0002'
T3SYNC EQU H'0002'
T3INSYNC EQU H'0002' ; For backward compatibility
TMR3CS EQU H'0001'
TMR3ON EQU H'0000'
;----- T4CON Bits ---------------------------------------------------------
T4OUTPS3 EQU H'0006'
T4OUTPS2 EQU H'0005'
T4OUTPS1 EQU H'0004'
T4OUTPS0 EQU H'0003'
TMR4ON EQU H'0002'
T4CKPS1 EQU H'0001'
T4CKPS0 EQU H'0000'
;----- TXSTA, TXSTA1 and TXSTA2 Bits --------------------------------------
CSRC EQU H'0007'
TX9 EQU H'0006'
NOT_TX8 EQU H'0006' ; For backward compatibility
TX8_9 EQU H'0006' ; For backward compatibility
TXEN EQU H'0005'
SYNC EQU H'0004'
BRGH EQU H'0002'
TRMT EQU H'0001'
TX9D EQU H'0000'
TXD8 EQU H'0000' ; For backward compatibility
;----- RCSTA, RCSTA1 and RCSTA2 Bits --------------------------------------
SPEN EQU H'0007'
RX9 EQU H'0006'
RC9 EQU H'0006' ; For backward compatibility
NOT_RC8 EQU H'0006' ; For backward compatibility
RC8_9 EQU H'0006' ; For backward compatibility
SREN EQU H'0005'
CREN EQU H'0004'
ADDEN EQU H'0003'
FERR EQU H'0002'
OERR EQU H'0001'
RX9D EQU H'0000'
RCD8 EQU H'0000' ; For backward compatibility
;----- IPR3 Bits ----------------------------------------------------------
RC2IP EQU H'0005'
TX2IP EQU H'0004'
TMR4IP EQU H'0003'
CCP5IP EQU H'0002'
CCP4IP EQU H'0001'
CCP3IP EQU H'0000'
;----- PIR3 Bits ----------------------------------------------------------
RC2IF EQU H'0005'
TX2IF EQU H'0004'
TMR4IF EQU H'0003'
CCP5IF EQU H'0002'
CCP4IF EQU H'0001'
CCP3IF EQU H'0000'
;----- PIE3 Bits ----------------------------------------------------------
RC2IE EQU H'0005'
TX2IE EQU H'0004'
TMR4IE EQU H'0003'
CCP5IE EQU H'0002'
CCP4IE EQU H'0001'
CCP3IE EQU H'0000'
;----- IPR2 Bits ----------------------------------------------------------
CMIP EQU H'0006'
EEIP EQU H'0004'
BCLIP EQU H'0003'
LVDIP EQU H'0002'
TMR3IP EQU H'0001'
CCP2IP EQU H'0000'
;----- PIR2 Bits ----------------------------------------------------------
CMIF EQU H'0006'
EEIF EQU H'0004'
BCLIF EQU H'0003'
LVDIF EQU H'0002'
TMR3IF EQU H'0001'
CCP2IF EQU H'0000'
;----- PIE2 Bits ----------------------------------------------------------
CMIE EQU H'0006'
EEIE EQU H'0004'
BCLIE EQU H'0003'
LVDIE EQU H'0002'
TMR3IE EQU H'0001'
CCP2IE EQU H'0000'
;----- IPR1 Bits ----------------------------------------------------------
PSPIP EQU H'0007'
ADIP EQU H'0006'
RCIP EQU H'0005'
TXIP EQU H'0004'
SSPIP EQU H'0003'
CCP1IP EQU H'0002'
TMR2IP EQU H'0001'
TMR1IP EQU H'0000'
RC1IP EQU H'0005'
TX1IP EQU H'0004'
;----- PIR1 Bits ----------------------------------------------------------
PSPIF EQU H'0007'
ADIF EQU H'0006'
RCIF EQU H'0005'
TXIF EQU H'0004'
SSPIF EQU H'0003'
CCP1IF EQU H'0002'
TMR2IF EQU H'0001'
TMR1IF EQU H'0000'
RC1IF EQU H'0005'
TX1IF EQU H'0004'
;----- PIE1 Bits ----------------------------------------------------------
PSPIE EQU H'0007'
ADIE EQU H'0006'
RCIE EQU H'0005'
TXIE EQU H'0004'
SSPIE EQU H'0003'
CCP1IE EQU H'0002'
TMR2IE EQU H'0001'
TMR1IE EQU H'0000'
RC1IE EQU H'0005'
TX1IE EQU H'0004'
;----- PSPCON Bits --------------------------------------------------------
IBF EQU H'0007'
OBF EQU H'0006'
IBOV EQU H'0005'
PSPMODE EQU H'0004'
;----- MEMCON Bits --------------------------------------------------------
EBDIS EQU H'0007'
WAIT1 EQU H'0005'
WAIT0 EQU H'0004'
WM1 EQU H'0001'
WM0 EQU H'0000'
;----- EECON1 Bits ---------------------------------------------------------
EEPGD EQU H'0007'
CFGS EQU H'0006'
FREE EQU H'0004'
WRERR EQU H'0003'
WREN EQU H'0002'
WR EQU H'0001'
RD EQU H'0000'
;==========================================================================
;
; I/O Pin Name Definitions
;
;==========================================================================
;----- PORTA ------------------------------------------------------------------
RA0 EQU 0
AN0 EQU 0
RA1 EQU 1
AN1 EQU 1
RA2 EQU 2
AN2 EQU 2
VREFM EQU 2
RA3 EQU 3
AN3 EQU 3
VREFP EQU 3
RA4 EQU 4
T0CKI EQU 4
RA5 EQU 5
AN4 EQU 5
LVDIN EQU 5
RA6 EQU 6
OSC2 EQU 6
CLKO EQU 6
;----- PORTB ------------------------------------------------------------------
RB0 EQU 0
INT0 EQU 0
RB1 EQU 1
INT1 EQU 1
RB2 EQU 2
INT2 EQU 2
RB3 EQU 3
CCP2A EQU 3
INT3 EQU 3
RB4 EQU 4
KBI0 EQU 4
RB5 EQU 5
KBI1 EQU 5
PGM EQU 5
RB6 EQU 6
KBI2 EQU 6
PGC EQU 6
RB7 EQU 7
KBI3 EQU 7
PGD EQU 7
;----- PORTC ------------------------------------------------------------------
RC0 EQU 0
T1OSO EQU 0
T13CKI EQU 0
RC1 EQU 1
T1OSI EQU 1
CCP2 EQU 1
RC2 EQU 2
CCP1 EQU 2
RC3 EQU 3
SCK EQU 3
SCL EQU 3
RC4 EQU 4
SDI EQU 4
SDA EQU 4
RC5 EQU 5
SDO EQU 5
RC6 EQU 6
TX EQU 6
CK EQU 6
RC7 EQU 7
RX EQU 7
;****DT EQU 7 ;*** Not Available due to conflict with
;*** Define Table (DT) directive
;----- PORTD ------------------------------------------------------------------
RD0 EQU 0
PSP0 EQU 0
RD1 EQU 1
PSP1 EQU 1
RD2 EQU 2
PSP2 EQU 2
RD3 EQU 3
PSP3 EQU 3
RD4 EQU 4
PSP4 EQU 4
RD5 EQU 5
PSP5 EQU 5
RD6 EQU 6
PSP6 EQU 6
RD7 EQU 7
PSP7 EQU 7
;----- PORTE ------------------------------------------------------------------
RE0 EQU 0
RD EQU 0
RE1 EQU 1
WR EQU 1
RE2 EQU 2
CS EQU 2
RE3 EQU 3
RE4 EQU 4
RE5 EQU 5
RE6 EQU 6
RE7 EQU 7
CCP2C EQU 7
;----- PORTF ------------------------------------------------------------------
RF0 EQU 0
AN5 EQU 0
RF1 EQU 1
AN6 EQU 1
C2OUT EQU 1
RF2 EQU 2
AN7 EQU 2
C1OUT EQU 2
RF3 EQU 3
AN8 EQU 3
RF4 EQU 4
AN9 EQU 4
RF5 EQU 5
AN10 EQU 5
CVREF EQU 5
RF6 EQU 6
AN11 EQU 6
RF7 EQU 7
SS EQU 7
;----- PORTG ------------------------------------------------------------------
RG0 EQU 0
CCP3 EQU 0
RG1 EQU 1
TX2 EQU 1
CK2 EQU 1
RG2 EQU 2
RX2 EQU 2
DT2 EQU 2
RG3 EQU 3
CCP4 EQU 3
RG4 EQU 4
CCP5 EQU 4
;==========================================================================
;
; RAM Definition
;
;==========================================================================
__MAXRAM H'FFF'
__BADRAM H'F00'-H'F6A'
__BADRAM H'F79'-H'F7F'
__BADRAM H'F9B',H'FB6',H'FD4'
;==========================================================================
;
; IMPORTANT: For the PIC18 devices, the __CONFIG directive has been
; superseded by the CONFIG directive. The following settings
; are available for this device.
;
; Oscillator Selection:
; OSC = LP LP
; OSC = XT XT
; OSC = HS HS
; OSC = RC RC
; OSC = EC EC-OSC2 as Clock Out
; OSC = ECIO EC-OSC2 as RA6
; OSC = HSPLL HS-PLL Enabled
; OSC = RCIO RC-OSC2 as RA6
;
; Osc. Switch Enable:
; OSCS = ON Enabled
; OSCS = OFF Disabled
;
; Power-up Timer:
; PWRT = ON Enabled
; PWRT = OFF Disabled
;
; Brown-out Reset:
; BOR = OFF Disabled
; BOR = ON Enabled
;
; Brown-out Voltage:
; BORV = 45 4.5V
; BORV = 42 4.2V
; BORV = 27 2.7V
; BORV = 25 2.5V
;
; Watchdog Timer:
; WDT = OFF Disabled
; WDT = ON Enabled
;
; Watchdog Postscaler:
; WDTPS = 1 1:1
; WDTPS = 2 1:2
; WDTPS = 4 1:4
; WDTPS = 8 1:8
; WDTPS = 16 1:16
; WDTPS = 32 1:32
; WDTPS = 64 1:64
; WDTPS = 128 1:128
;
; CCP2 MUX:
; CCP2MUX = OFF Disabled
; CCP2MUX = ON Enabled
;
; Stack Overflow Reset:
; STVR = OFF Disabled
; STVR = ON Enabled
;
; Low Voltage ICSP:
; LVP = OFF Disabled
; LVP = ON Enabled
;
; Background Debugger Enable:
; DEBUG = ON Enabled
; DEBUG = OFF Disabled
;
; Code Protection Block 0:
; CP0 = ON Enabled
; CP0 = OFF Disabled
;
; Code Protection Block 1:
; CP1 = ON Enabled
; CP1 = OFF Disabled
;
; Code Protection Block 2:
; CP2 = ON Enabled
; CP2 = OFF Disabled
;
; Code Protection Block 3:
; CP3 = ON Enabled
; CP3 = OFF Disabled
;
; Code Protection Block 4:
; CP4 = ON Enabled
; CP4 = OFF Disabled
;
; Code Protection Block 5:
; CP5 = ON Enabled
; CP5 = OFF Disabled
;
; Code Protection Block 6:
; CP6 = ON Enabled
; CP6 = OFF Disabled
;
; Code Protection Block 7:
; CP7 = ON Enabled
; CP7 = OFF Disabled
;
; Boot Block Code Protection:
; CPB = ON Enabled
; CPB = OFF Disabled
;
; Data EEPROM Code Protection:
; CPD = ON Enabled
; CPD = OFF Disabled
;
; Write Protection Block 0:
; WRT0 = ON Enabled
; WRT0 = OFF Disabled
;
; Write Protection Block 1:
; WRT1 = ON Enabled
; WRT1 = OFF Disabled
;
; Write Protection Block 2:
; WRT2 = ON Enabled
; WRT2 = OFF Disabled
;
; Write Protection Block 3:
; WRT3 = ON Enabled
; WRT3 = OFF Disabled
;
; Write Protection Block 4:
; WRT4 = ON Enabled
; WRT4 = OFF Disabled
;
; Write Protection Block 5:
; WRT5 = ON Enabled
; WRT5 = OFF Disabled
;
; Write Protection Block 6:
; WRT6 = ON Enabled
; WRT6 = OFF Disabled
;
; Write Protection Block 7:
; WRT7 = ON Enabled
; WRT7 = OFF Disabled
;
; Boot Block Write Protection:
; WRTB = ON Enabled
; WRTB = OFF Disabled
;
; Configuration Register Write Protection:
; WRTC = ON Enabled
; WRTC = OFF Disabled
;
; Data EEPROM Write Protection:
; WRTD = ON Enabled
; WRTD = OFF Disabled
;
; Table Read Protection Block 0:
; EBTR0 = ON Enabled
; EBTR0 = OFF Disabled
;
; Table Read Protection Block 1:
; EBTR1 = ON Enabled
; EBTR1 = OFF Disabled
;
; Table Read Protection Block 2:
; EBTR2 = ON Enabled
; EBTR2 = OFF Disabled
;
; Table Read Protection Block 3:
; EBTR3 = ON Enabled
; EBTR3 = OFF Disabled
;
; Table Read Protection Block 4:
; EBTR4 = ON Enabled
; EBTR4 = OFF Disabled
;
; Table Read Protection Block 5:
; EBTR5 = ON Enabled
; EBTR5 = OFF Disabled
;
; Table Read Protection Block 6:
; EBTR6 = ON Enabled
; EBTR6 = OFF Disabled
;
; Table Read Protection Block 7:
; EBTR7 = ON Enabled
; EBTR7 = OFF Disabled
;
; Boot Block Table Read Protection:
; EBTRB = ON Enabled
; EBTRB = OFF Disabled
;
;==========================================================================
;==========================================================================
;
; Configuration Bits
;
; Data Sheet Include File Address
; CONFIG1L = Configuration Byte 1L 300000h
; CONFIG1H = Configuration Byte 1H 300001h
; CONFIG2L = Configuration Byte 2L 300002h
; CONFIG2H = Configuration Byte 2H 300003h
; CONFIG3L = Configuration Byte 3L 300004h
; CONFIG3H = Configuration Byte 3H 300005h
; CONFIG4L = Configuration Byte 4L 300006h
; CONFIG4H = Configuration Byte 4H 300007h
; CONFIG5L = Configuration Byte 5L 300008h
; CONFIG5H = Configuration Byte 5H 300009h
; CONFIG6L = Configuration Byte 6L 30000ah
; CONFIG6H = Configuration Byte 6H 30000bh
; CONFIG7L = Configuration Byte 7L 30000ch
; CONFIG7H = Configuration Byte 7H 30000dh
;
;==========================================================================
;Configuration Byte 1H Options
_OSCS_ON_1H EQU H'DF' ; Oscillator Switch enable
_OSCS_OFF_1H EQU H'FF'
_LP_OSC_1H EQU H'F8' ; Oscillator type
_XT_OSC_1H EQU H'F9'
_HS_OSC_1H EQU H'FA'
_RC_OSC_1H EQU H'FB'
_EC_OSC_1H EQU H'FC' ; External Clock w/OSC2 output divide by 4
_ECIO_OSC_1H EQU H'FD' ; w/OSC2 as an IO pin (RA6)
_HSPLL_OSC_1H EQU H'FE' ; HS PLL
_RCIO_OSC_1H EQU H'FF' ; RC w/OSC2 as an IO pin (RA6)
;Configuration Byte 2L Options
_BOR_ON_2L EQU H'FF' ; Brown-out Reset enable
_BOR_OFF_2L EQU H'FD'
_PWRT_OFF_2L EQU H'FF' ; Power-up Timer enable
_PWRT_ON_2L EQU H'FE'
_BORV_20_2L EQU H'FF' ; BOR Voltage - 2.0v
_BORV_27_2L EQU H'FB' ; 2.7v
_BORV_42_2L EQU H'F7' ; 4.2v
_BORV_45_2L EQU H'F3' ; 4.5v
;Configuration Byte 2H Options
_WDT_ON_2H EQU H'FF' ; Watch Dog Timer enable
_WDT_OFF_2H EQU H'FE'
_WDTPS_128_2H EQU H'FF' ; Watch Dog Timer PostScaler count
_WDTPS_64_2H EQU H'FD'
_WDTPS_32_2H EQU H'FB'
_WDTPS_16_2H EQU H'F9'
_WDTPS_8_2H EQU H'F7'
_WDTPS_4_2H EQU H'F5'
_WDTPS_2_2H EQU H'F3'
_WDTPS_1_2H EQU H'F1'
;Configuration Byte 3L Options
_MC_MODE_3L EQU H'FF' ; Processor Mode Select bits
_MP_MODE_3L EQU H'FE'
_MPB_MODE_3L EQU H'FD'
_XMC_MODE_3L EQU H'FC'
_WAIT_ON_3L EQU H'7F' ; External Bus Data Wait Enable
_WAIT_OFF_3L EQU H'FF'
;Configuration Byte 3H Options
_CCP2MX_ON_3H EQU H'FF' ; CCP2 pin MUX enable
_CCP2MX_OFF_3H EQU H'FE'
;Configuration Byte 4L Options
_STVR_ON_4L EQU H'FF' ; Stack over/underflow Reset enable
_STVR_OFF_4L EQU H'FE'
_LVP_ON_4L EQU H'FF' ; Low-voltage ICSP enable
_LVP_OFF_4L EQU H'FB'
_DEBUG_ON_4L EQU H'7F' ; Backgound Debugger enable
_DEBUG_OFF_4L EQU H'FF'
;Configuration Byte 5L Options
_CP0_ON_5L EQU H'FE' ; Code protect user block enable
_CP0_OFF_5L EQU H'FF'
_CP1_ON_5L EQU H'FD'
_CP1_OFF_5L EQU H'FF'
_CP2_ON_5L EQU H'FB'
_CP2_OFF_5L EQU H'FF'
_CP3_ON_5L EQU H'F7'
_CP3_OFF_5L EQU H'FF'
_CP4_ON_5L EQU H'EF'
_CP4_OFF_5L EQU H'FF'
_CP5_ON_5L EQU H'DF'
_CP5_OFF_5L EQU H'FF'
_CP6_ON_5L EQU H'BF'
_CP6_OFF_5L EQU H'FF'
_CP7_ON_5L EQU H'7F'
_CP7_OFF_5L EQU H'FF'
;Configuration Byte 5H Options
_CPB_ON_5H EQU H'BF' ; Code protect boot block enable
_CPB_OFF_5H EQU H'FF'
_CPD_ON_5H EQU H'7F' ; Code protect Data EE enable
_CPD_OFF_5H EQU H'FF'
;Configuration Byte 6L Options
_WRT0_ON_6L EQU H'FE' ; Write protect user block enable
_WRT0_OFF_6L EQU H'FF'
_WRT1_ON_6L EQU H'FD'
_WRT1_OFF_6L EQU H'FF'
_WRT2_ON_6L EQU H'FB'
_WRT2_OFF_6L EQU H'FF'
_WRT3_ON_6L EQU H'F7'
_WRT3_OFF_6L EQU H'FF'
_WRT4_ON_6L EQU H'EF'
_WRT4_OFF_6L EQU H'FF'
_WRT5_ON_6L EQU H'DF'
_WRT5_OFF_6L EQU H'FF'
_WRT6_ON_6L EQU H'BF'
_WRT6_OFF_6L EQU H'FF'
_WRT7_ON_6L EQU H'7F'
_WRT7_OFF_6L EQU H'FF'
;Configuration Byte 6H Options
_WRTC_ON_6H EQU H'DF' ; Write protect CONFIG regs enable
_WRTC_OFF_6H EQU H'FF'
_WRTB_ON_6H EQU H'BF' ; Write protect boot block enable
_WRTB_OFF_6H EQU H'FF'
_WRTD_ON_6H EQU H'7F' ; Write protect Data EE enable
_WRTD_OFF_6H EQU H'FF'
;Configuration Byte 7L Options
_EBTR0_ON_7L EQU H'FE' ; Table Read protect user block enable
_EBTR0_OFF_7L EQU H'FF'
_EBTR1_ON_7L EQU H'FD'
_EBTR1_OFF_7L EQU H'FF'
_EBTR2_ON_7L EQU H'FB'
_EBTR2_OFF_7L EQU H'FF'
_EBTR3_ON_7L EQU H'F7'
_EBTR3_OFF_7L EQU H'FF'
_EBTR4_ON_7L EQU H'EF'
_EBTR4_OFF_7L EQU H'FF'
_EBTR5_ON_7L EQU H'DF'
_EBTR5_OFF_7L EQU H'FF'
_EBTR6_ON_7L EQU H'BF'
_EBTR6_OFF_7L EQU H'FF'
_EBTR7_ON_7L EQU H'7F'
_EBTR7_OFF_7L EQU H'FF'
;Configuration Byte 7H Options
_EBTRB_ON_7H EQU H'BF' ; Table Read protect boot block enable
_EBTRB_OFF_7H EQU H'FF'
; To use the Configuration Bits, place the following lines in your source code
; in the following format, and change the configuration value to the desired
; setting (such as CP_OFF to CP_ON). These are currently commented out here
; and each __CONFIG line should have the preceding semicolon removed when
; pasted into your source code.
; The following is a assignment of address values for all of the configuration
; registers for the purpose of table reads
_CONFIG1L EQU H'300000'
_CONFIG1H EQU H'300001'
_CONFIG2L EQU H'300002'
_CONFIG2H EQU H'300003'
_CONFIG3L EQU H'300004'
_CONFIG3H EQU H'300005'
_CONFIG4L EQU H'300006'
_CONFIG4H EQU H'300007'
_CONFIG5L EQU H'300008'
_CONFIG5H EQU H'300009'
_CONFIG6L EQU H'30000A'
_CONFIG6H EQU H'30000B'
_CONFIG7L EQU H'30000C'
_CONFIG7H EQU H'30000D'
_DEVID1 EQU H'3FFFFE'
_DEVID2 EQU H'3FFFFF'
_IDLOC0 EQU H'200000'
_IDLOC1 EQU H'200001'
_IDLOC2 EQU H'200002'
_IDLOC3 EQU H'200003'
_IDLOC4 EQU H'200004'
_IDLOC5 EQU H'200005'
_IDLOC6 EQU H'200006'
_IDLOC7 EQU H'200007'
;Program Configuration Register 1H
; __CONFIG _CONFIG1H, _OSCS_OFF_1H & _RCIO_OSC_1H
;Program Configuration Register 2L
; __CONFIG _CONFIG2L, _BOR_ON_2L & _BORV_20_2L & _PWRT_OFF_2L
;Program Configuration Register 2H
; __CONFIG _CONFIG2H, _WDT_ON_2H & _WDTPS_128_2H
;Program Configuration Register 3L
; __CONFIG _CONFIG3L, _WAIT_OFF_3L & _MC_MODE_3L
;Program Configuration Register 3H
; __CONFIG _CONFIG3H, _CCP2MX_ON_3H
;Program Configuration Register 4L
; __CONFIG _CONFIG4L, _STVR_ON_4L & _LVP_OFF_4L & _DEBUG_OFF_4L
;Program Configuration Register 5L
; __CONFIG _CONFIG5L, _CP0_OFF_5L & _CP1_OFF_5L & _CP2_OFF_5L & _CP3_OFF_5L & _CP4_OFF_5L & _CP5_OFF_5L & _CP6_OFF_5L & _CP7_OFF_5L
;Program Configuration Register 5H
; __CONFIG _CONFIG5H, _CPB_ON_5H & _CPD_OFF_5H
;Program Configuration Register 6L
; __CONFIG _CONFIG6L, _WRT0_OFF_6L & _WRT1_OFF_6L & _WRT2_OFF_6L & _WRT3_OFF_6L & _WRT4_OFF_6L & _WRT5_OFF_6L & _WRT6_OFF_6L & _WRT7_OFF_6L
;Program Configuration Register 6H
; __CONFIG _CONFIG6H, _WRTC_OFF_6H & _WRTB_OFF_6H & _WRTD_OFF_6H
;Program Configuration Register 7L
; __CONFIG _CONFIG7L, _EBTR0_OFF_7L & _EBTR1_OFF_7L & _EBTR2_OFF_7L & _EBTR3_OFF_7L & _EBTR4_OFF_7L & _EBTR5_OFF_7L & _EBTR6_OFF_7L & _EBTR7_OFF_7L
;Program Configuration Register 7H
; __CONFIG _CONFIG7H, _EBTRB_OFF_7H
;ID Locations Register 0
; __IDLOCS _IDLOC0, <expression>
;ID Locations Register 1
; __IDLOCS _IDLOC1, <expression>
;ID Locations Register 2
; __IDLOCS _IDLOC2, <expression>
;ID Locations Register 3
; __IDLOCS _IDLOC3, <expression>
;ID Locations Register 4
; __IDLOCS _IDLOC4, <expression>
;ID Locations Register 5
; __IDLOCS _IDLOC5, <expression>
;ID Locations Register 6
; __IDLOCS _IDLOC6, <expression>
;ID Locations Register 7
; __IDLOCS _IDLOC7, <expression>
;Device ID registers hold device ID and revision number and can only be read
;Device ID Register 1
; DEV2, DEV1, DEV0, REV4, REV3, REV2, REV1, REV0
;Device ID Register 2
; DEV10, DEV9, DEV8, DEV7, DEV6, DEV5, DEV4, DEV3
LIST
|